An overview of the Texas reconfigurable array computer

Authors:
Matthew C. Sejnowski;Edwin T. Upchurch;Rajan N. Kapur;Daniel P. S. Charlu;G. Jack Lipovski
Affiliations:
University of Texas at Austin, Austin, Texas;University of Texas at Austin, Austin, Texas;University of Texas at Austin, Austin, Texas;University of Texas at Austin, Austin, Texas;University of Texas at Austin, Austin, Texas
Venue:
AFIPS '80 Proceedings of the May 19-22, 1980, national computer conference
Year:
1980

Citing 11
Cited 10

A Survey of Numerical Mathematics

A Survey of Numerical Mathematics
Packet switching in banyan networks

ISCA '79 Proceedings of the 6th annual symposium on Computer architecture
Architectural features of CASSM: A Context Addressed Segment Sequential Memory

ISCA '78 Proceedings of the 5th annual symposium on Computer architecture
DIRECT - a multiprocessor organization for supporting relational data base management systems

ISCA '78 Proceedings of the 5th annual symposium on Computer architecture
A Self Managing Secondary Memory system

ISCA '76 Proceedings of the 3rd annual symposium on Computer architecture
Banyan networks for partitioning multiprocessor systems

ISCA '73 Proceedings of the 1st annual symposium on Computer architecture
A functional approach to the design of storage structures for generalizeddata management systems

A functional approach to the design of storage structures for generalizeddata management systems
Database machine architecture in the context of information technology evolution

VLDB '77 Proceedings of the third international conference on Very large data bases - Volume 3
Compilation Techniques for Recognition of Parallel Processable Tasks in Arithmetic Expressions

IEEE Transactions on Computers
On the Number of Operations Simultaneously Executable in Fortran-Like Programs and Their Resulting Speedup

IEEE Transactions on Computers
C.mmp: a multi-mini-processor

AFIPS '72 (Fall, part II) Proceedings of the December 5-7, 1972, fall joint computer conference, part II

On input/output speedup in tightly coupled multiprocessors

IEEE Transactions on Computers - The MIT Press scientific computation series
Performance analysis of the FFT algorithm on a shared-memory parallel architecture

IBM Journal of Research and Development
Asynchronous and Clocked Control Structures for VSLI Based Interconnection Networks

IEEE Transactions on Computers
Wave Scheduling Decentralized Scheduling of Task Forces in Multicomputers

IEEE Transactions on Computers
Task Preloading Schemes for Reconfigurable Parallel Processing Systems

IEEE Transactions on Computers
Pin Limitations and Partitioning of VLSI Interconnection Networks

IEEE Transactions on Computers
Routing Schemes for the Augmented Data Manipulator Network in an MIMD System

IEEE Transactions on Computers
Design and implementation of the banyan interconnection network in TRAC

AFIPS '80 Proceedings of the May 19-22, 1980, national computer conference
Distributed scheduling of resources on interconnection networks

AFIPS '82 Proceedings of the June 7-10, 1982, national computer conference
A Comparative Study of Distributed Resource Sharing on Multiprocessors

IEEE Transactions on Computers

Quantified Score

Hi-index	0.02

Visualization

Abstract

This paper presents an overview of TRAC and then discusses the system's suitability for some promising applications: Monte Carlo techniques, numerical solutions to linear systems, and data base applications.