A SCORE macromodel for PLL designs to analyze supply noise interaction issues at behavioral level

Authors:
Chin-Cheng Kuo;Pei-Syun Lin;Chien-Nan Jimmy Liu
Affiliations:
National Central University, Taiwan, ROC;National Central University, Taiwan, ROC;National Central University, Taiwan, ROC
Venue:
Proceedings of the 2009 Asia and South Pacific Design Automation Conference
Year:
2009

Citing 11
Cited 0

Power supply noise analysis methodology for deep-submicron VLSI chip design

DAC '97 Proceedings of the 34th annual Design Automation Conference
Gate-level power and current simulation of CMOS integrated circuits

IEEE Transactions on Very Large Scale Integration (VLSI) Systems - Special issue on low power electronics and design
Model and analysis for combined package and on-chip power grid simulation

ISLPED '00 Proceedings of the 2000 international symposium on Low power electronics and design
Noise aware behavioral modeling of the Ε-Δ fractional-N frequency synthesizer

GLSVLSI '05 Proceedings of the 15th ACM Great Lakes symposium on VLSI
Timing analysis considering temporal supply voltage fluctuation

Proceedings of the 2005 Asia and South Pacific Design Automation Conference
Fast PLL simulation using nonlinear VCO macromodels for accurate prediction of jitter and cycle-slipping due to loop non-idealities and supply noise

Proceedings of the 2005 Asia and South Pacific Design Automation Conference
Effects of On-Chip Inductance on Power Distribution Grid

IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences
An Efficient Approach to Build Accurate Behavioral Models of PLL Designs

IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences
Modeling simultaneous switching noise-induced jitter for system-on-chip phase-locked loops

Proceedings of the 44th annual Design Automation Conference
Efficient modeling techniques for dynamic voltage drop analysis

Proceedings of the 44th annual Design Automation Conference
ADAMIN: automated, accurate macromodeling of digital aggressors for power and ground supply noise prediction

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Quantified Score

Hi-index	0.00

Visualization

Abstract

Using behavioral models to perform fast simulation is currently a popular solution to verify SOC designs. Previous analog behavior modeling approaches often treat the noisy VDD waveform as a given input and focus on reflecting such stimuli on circuit performance. However, because the interaction of noise aggressors and victims is not considered, some errors may exist in the simulation. In this paper, a simple SCORE macromodel is proposed for PLL designs. It can be integrated with a supply-noise-aware PLL behavioral model to analyze supply noise effects at high level. In addition to numerical results, the time-varying supply noise waveform and real-time PLL responses can be obtained simultaneously. As demonstrated in the experimental results, the proposed approach can provide more realistic simulation results with noise interaction effects but still keep fast simulation time.