A methodology for application-specific NoC architecture generation in a dynamic task structure environment

Authors:
Balasubramanian Sethuraman;Ranga Vemuri
Affiliations:
Mentor Graphics Inc./University of Cincinnati, Wilsonville, OR, USA;University of Cincinnati, Cincinnati, OH, USA
Venue:
Proceedings of the 19th ACM Great Lakes symposium on VLSI
Year:
2009

Citing 16
Cited 1

Dynamic Critical-Path Scheduling: An Effective Technique for Allocating Task Graphs to Multiprocessors

IEEE Transactions on Parallel and Distributed Systems
Traffic analysis for on-chip networks design of multimedia applications

Proceedings of the 39th annual Design Automation Conference
Networks on Chips: A New SoC Paradigm

Computer
Viper: A Multiprocessor SOC for Advanced Set-Top Box and Digital TV Systems

IEEE Design & Test
Topology optimization for application-specific networks-on-chip

Proceedings of the 2004 international workshop on System level interconnect prediction
×pipesCompiler: A Tool for Instantiating Application Specific Networks on Chip

Proceedings of the conference on Design, automation and test in Europe - Volume 2
Automatic Mapping of Parallel Applications onto Multi-Processor Platforms: A Multimedia Application

DSD '04 Proceedings of the Digital System Design, EUROMICRO Systems
NoC Synthesis Flow for Customized Domain Specific Multiprocessor Systems-on-Chip

IEEE Transactions on Parallel and Distributed Systems
Application-specific buffer space allocation for networks-on-chip router design

Proceedings of the 2004 IEEE/ACM International conference on Computer-aided design
Mapping and configuration methods for multi-use-case networks on chips

ASP-DAC '06 Proceedings of the 2006 Asia and South Pacific Design Automation Conference
Energy-aware mapping for tile-based NoC architectures under performance constraints

ASP-DAC '03 Proceedings of the 2003 Asia and South Pacific Design Automation Conference
Networks on chips for high-end consumer-electronics TV system architectures

Proceedings of the conference on Design, automation and test in Europe: Designers' forum
A methodology for mapping multiple use-cases onto networks on chips

Proceedings of the conference on Design, automation and test in Europe: Proceedings
optiMap: a tool for automated generation of noc architectures using multi-port routers for FPGAs

Proceedings of the conference on Design, automation and test in Europe: Proceedings
A Force-directed Approach for Fast Generation of Efficient Multi-Port NoC Architectures

VLSID '07 Proceedings of the 20th International Conference on VLSI Design held jointly with 6th International Conference: Embedded Systems
Multicasting based topology generation and core mapping for a power efficient networks-on-chip

ISLPED '07 Proceedings of the 2007 international symposium on Low power electronics and design

B2RAC: a physical express link addition methodology for network on chip

Proceedings of the 4th International Workshop on Network on Chip Architectures

Quantified Score

Hi-index	0.00

Visualization

Abstract

To avoid bandwidth violations, the NoC architecture generation phase must consider the bandwidth variation along various links. In this paper, we analyze the impact of the dynamic nature of task graphs on bandwidth requirements and present an algorithm to find the Minimum BandWidth Guarantee along the various links of the NoC architecture.