Understanding the interconnection network of SpiNNaker

Authors:
Javier Navaridas;Mikel Luján;Jose Miguel-Alonso;Luis A. Plana;Steve Furber
Affiliations:
The University of the Basque Country, San Sebastian, Spain;The University of Manchester, Manchester, United Kingdom;The University of the Basque Country, San Sebastian, Spain;The University of Manchester, Manchester, United Kingdom;The University of Manchester, Manchester, United Kingdom
Venue:
Proceedings of the 23rd international conference on Supercomputing
Year:
2009

Citing 9
Cited 5

The adaptive bubble router

Journal of Parallel and Distributed Computing
Principles and Practices of Interconnection Networks

Principles and Practices of Interconnection Networks
A Routing Methodology for Achieving Fault Tolerance in Direct Networks

IEEE Transactions on Computers
Immucube: Scalable Fault-Tolerant Routing for k-ary n-cube Networks

IEEE Transactions on Parallel and Distributed Systems
A GALS Infrastructure for a Massively Parallel Multiprocessor

IEEE Design & Test
Improving the performance of large interconnection networks using congestion-control mechanisms

Performance Evaluation
An On-Chip and Inter-Chip Communications Network for the SpiNNaker Massively-Parallel Neural Net Simulator

NOCS '08 Proceedings of the Second ACM/IEEE International Symposium on Networks-on-Chip
Reducing complexity in tree-like computer interconnection networks

Parallel Computing
INSEE: an interconnection network simulation and evaluation environment

Euro-Par'05 Proceedings of the 11th international Euro-Par conference on Parallel Processing

SpiNNaker: impact of traffic locality, causality and burstiness on the performance of the interconnection network

Proceedings of the 7th ACM international conference on Computing frontiers
Hardware spiking neural network prototyping and application

Genetic Programming and Evolvable Machines
Neuromorphic modeling abstractions and simulation of large-scale cortical networks

Proceedings of the International Conference on Computer-Aided Design
Scalable communications for a million-core neural processing architecture

Journal of Parallel and Distributed Computing
SpiNNaker: Fault tolerance in a power- and area- constrained large-scale neuromimetic architecture

Parallel Computing

Quantified Score

Hi-index	0.00

Visualization

Abstract

SpiNNaker is a massively parallel architecture designed to model large-scale spiking neural networks in (biological) real-time. Its design is based around ad-hoc multi-core System-on-Chips which are interconnected using a two-dimensional toroidal triangular mesh. Neurons are modeled in software and their spikes generate packets that propagate through the on- and inter-chip communication fabric relying on custom-made on-chip multicast routers. This paper models and evaluates large-scale instances of its novel interconnect (more than 65 thousand nodes, or over one million computing cores), focusing on real-time features and fault-tolerance. The key contribution can be summarized as understanding the properties of the feasible topologies and establishing the stable operation of the SpiNNaker under different levels of degradation. First we derive analytically the topological characteristics of the network, which are later confirmed by experimental work. With the computational model developed, we investigate the topology of SpiNNaker, and compare it with a standard 3-dimensional torus. The novel emergency routing mechanism, implemented within the routers, allows the topology of SpiNNaker to be more robust than the 3-dimensional torus, regardless of the latter having better topological characteristics. Furthermore, we obtain optimal values of two router parameters related with livelock and deadlock avoidance mechanisms.