Statistical static timing analysis considering leakage variability in power gated designs

Authors:
Michael J. Anderson;Azadeh Davoodi;Jungseob Lee;Abhishek Sinkar;Nam Sung Kim
Affiliations:
University of Wisconsin - Madison, Madison, WI, USA;University of Wisconsin - Madison, Madison, WI, USA;University of Wisconsin - Madison, Madison, WI, USA;University of Wisconsin - Madison, Madison, WI, USA;University of Wisconsin - Madison, Madison, WI, USA
Venue:
Proceedings of the 14th ACM/IEEE international symposium on Low power electronics and design
Year:
2009

Citing 12
Cited 0

Statistical estimation of leakage-induced power grid voltage drop considering within-die process variations

Proceedings of the 40th annual Design Automation Conference
Design and reliability challenges in nanometer technologies

Proceedings of the 41st annual Design Automation Conference
A stochastic approach To power grid analysis

Proceedings of the 41st annual Design Automation Conference
Challenges in sleep transistor design and implementation in low-power designs

Proceedings of the 43rd annual Design Automation Conference
Statistical Static Timing Analysis Considering the Impact of Power Supply Noise in VLSI Circuits

MTV '06 Proceedings of the Seventh International Workshop on Microprocessor Test and Verification
Statistical timing analysis considering spatially and temporally correlated dynamic power supply noise

Proceedings of the 2008 international symposium on Physical design
Efficient Monte Carlo based incremental statistical timing analysis

Proceedings of the 45th annual Design Automation Conference
Accelerating statistical static timing analysis using graphics processing units

Proceedings of the 2009 Asia and South Pacific Design Automation Conference
Statistical timing analysis under spatial correlations

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
A Yield Model for Integrated Circuits and its Application to Statistical Timing Analysis

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
A Scalable Statistical Static Timing Analyzer Incorporating Correlated Non-Gaussian and Gaussian Parameter Variations

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
Statistical Timing Analysis: From Basic Principles to State of the Art

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Quantified Score

Hi-index	0.00

Visualization

Abstract

This paper is the first to study the impact of fluctuations in virtual power supply rail (vvdd) of power-gated designs on the circuit timing, where the vvdd fluctuations are due to process-induced leakage variability. We present a Monte Carlo-based statistical static timing analysis (SSTA) framework which accurately accounts for process-induced leakage variability and its impact on vvdd fluctuations and timing. For vvdd computation we propose an efficient and fast converging iterative analysis, which we explore to result in minimal additional complexity to traditional SSTA where leakage variability is not considered during analysis. We provide separate discussions for the two cases of SSTA for power-gated ASICs and microprocessors; in the latter we also consider process-induced dynamic power variability. In our simulations, we show significant error in traditional SSTA. We also study the impact of number of power-gated clusters on leakage variability, vvdd fluctuations and timing variations. We show that increase in the number of power-gated clusters reduces the circuit timing variance.