A State Variable Assignment Method for Asynchronous Sequential Switching Circuits
Journal of the ACM (JACM)
Failure-Tolerant Sequential Machines with Past Information
IEEE Transactions on Computers
Synthesis of Asynchronous Sequential Circuits with Multiple-Input Changes
IEEE Transactions on Computers
Universal Single Transition Time Asynchronous State Assignments
IEEE Transactions on Computers
Fault Tolerant Sequential Machines
IEEE Transactions on Computers
Realization of Fail-Safe Sequential Machines by Using a k-out-of-n Code
IEEE Transactions on Computers
Coding Techniques for Failure- Tolerant Counters
IEEE Transactions on Computers
Redundancy by Coding Versus Redundancy by Replication for Failure-Tolerant Sequential Circuits
IEEE Transactions on Computers
Testable Realizations for FET Stuck-Open Faults in CMOS Combinational Logic Circuits
IEEE Transactions on Computers
FMCAD '02 Proceedings of the 4th International Conference on Formal Methods in Computer-Aided Design
Autotesting Speed-Independent Sequential Circuits
IEEE Transactions on Computers
Asynchronous State Assignments with Unateness Properties and Fault-Secure Design
IEEE Transactions on Computers
Fault-Tolerant Asynchronous Networks Using Read-Only Memories
IEEE Transactions on Computers
Hi-index | 14.99 |
The design of fault-tolerant asynchronous networks has been an unsolved problem. In this paper, necessary and sufficient conditions on state assignments for fault-tolerant asynchronous networks are given. Three design techniques, based on Liu's 2so - 1 assignment, Friedman et al.'s (2, 2) separating system, and (2so + 1) assignments, are given for fault-tolerant asynchronous networks. The earlier Liu's upper bound on state variables for USTI assignment for 2so rows is improved to 2so - 2so驴3.