PARELEC '06 Proceedings of the international symposium on Parallel Computing in Electrical Engineering
Pipeline and Parallel-Pipeline FFT Processors for VLSI Implementations
IEEE Transactions on Computers
IEEE Transactions on Computers
Fixed-Point Error Analysis of CORDIC Arithmetic for Special-Purpose Signal Processors
IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences
High-speed and low-power split-radix FFT
IEEE Transactions on Signal Processing
An approach to simplify the design of IFFT/FFT cores for OFDM systems
IEEE Transactions on Consumer Electronics
A Low Power and Small Area FFT Processor for OFDM Demodulator
IEEE Transactions on Consumer Electronics
A novel linear array for discrete cosine transform
WSEAS Transactions on Circuits and Systems
Reconfigurable architecture for VLSI 9/7-5/3 wavelet filter
WSEAS Transactions on Circuits and Systems
Multiplierless, reconfigurable folded architecture for VLSI wavelet filter
WSEAS Transactions on Circuits and Systems
WSEAS Transactions on Circuits and Systems
Hi-index | 0.00 |
This paper presents a reusable intellectual property (IP) Coordinate Rotation Digital Computer (CORDIC)-based split-radix fast Fourier transform (FFT) core for orthogonal frequency division multiplexer (OFDM) systems, for example, Ultra Wide Band (UWB), Asymmetric Digital Subscriber Line (ADSL), Digital Audio Broadcasting (DAB), Digital Video Broadcasting - Terrestrial (DVB-T), Very High Bitrate DSL (VHDSL), and Worldwide Interoperability for Microwave Access (WiMAX). The high-speed 128/256/512/1024/2048/4096/8192-point FFT processors and programmable FFT processor have been implemented by 0.18µm (1p6m) at 1.8V, in which all the control signals are generated internally. These FFT processors outperform the conventional ones in terms of both power consumption and core area.