Decoder design for RS-based LDPC codes

Authors:
Jin Sha;Jun Lin;Zhongfeng Wang;Li Li;Minglun Gao
Affiliations:
Institute of VLSI Design, KLAPEM, Nanjing University, Nanjing, China;Institute of VLSI Design, KLAPEM, Nanjing University, Nanjing, China;Broadocom Corporation, Irvine, CA;Institute of VLSI Design, KLAPEM, Nanjing University, Nanjing, China;Institute of VLSI Design, KLAPEM, Nanjing University, Nanjing, China
Venue:
IEEE Transactions on Circuits and Systems II: Express Briefs
Year:
2009

Citing 4
Cited 4

A Scalable Architecture for LDPC Decoding

Proceedings of the conference on Design, automation and test in Europe - Volume 3
Low-complexity high-speed decoder design for quasi-cyclic LDPC codes

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Multi-Gb/s LDPC code design and implementation

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Multi-Gb/s LDPC code design and implementation

IEEE Transactions on Very Large Scale Integration (VLSI) Systems

Efficient decoder design for nonbinary quasicyclic LDPC codes

IEEE Transactions on Circuits and Systems Part I: Regular Papers - Special issue on ISCAS 2009
A multimode shuffled iterative decoder architecture for high-rate RS-LDPC codes

IEEE Transactions on Circuits and Systems Part I: Regular Papers
Improved Sliced Message Passing Architecture for High Throughput Decoding of LDPC Codes

Journal of Signal Processing Systems
Modified Shuffled Based Architecture for High-Throughput Decoding of LDPC Codes

Journal of Signal Processing Systems

Quantified Score

Hi-index	0.00

Visualization

Abstract

This brief studies very large-scale integration (VLSI) decoder architectures for RS-based low-density parity-check (LDPC) codes, which are a special class of LDPC codes based on Reed-Solomon codes. The considered code ensemble is well known for its excellent error-correcting performance and has been selected as the forward error correction coding scheme for 10GBase-T systems. By exploiting the shift-structured properties hidden in the algebraically generated parity-check matrices, novel decoder architectures are developed with significant advantages of high level of parallel decoding, efficient usage of memory, and low complexity of interconnection. To demonstrate the effectiveness of the proposed techniques, we completed a high-speed decoder design for a (2048, 1723) regular RS-LDPC code, which achieves 10-Gb/s throughput with only 820000 gates. Furthermore, to support all possible RS-LDPC codes, two special cases in code construction are considered, and the corresponding extensions of the decoder architecture are investigated.