New-age: a negative bias temperature instability-estimation framework for microarchitectural components

Authors:
Michael DeBole;Ramakrishnan Krishnan;Varsha Balakrishnan;Wenping Wang;Hong Luo;Yu Wang;Yuan Xie;Yu Cao;N. Vijaykrishnan
Affiliations:
Department of Computer Science and Engineering, Microsystems Design Laboratory, The Pennsylvania State University, State College, PA;Department of Computer Science and Engineering, Microsystems Design Laboratory, The Pennsylvania State University, State College, PA;Nanoscale Integration and Modeling Group, Arizona State University, Tempe, AZ;Nanoscale Integration and Modeling Group, Arizona State University, Tempe, AZ;Circuit and System Division, Tsinghua University, Beijing, China;Circuit and System Division, Tsinghua University, Beijing, China;Department of Computer Science and Engineering, Microsystems Design Laboratory, The Pennsylvania State University, State College, PA;Nanoscale Integration and Modeling Group, Arizona State University, Tempe, AZ;Department of Computer Science and Engineering, Microsystems Design Laboratory, The Pennsylvania State University, State College, PA
Venue:
International Journal of Parallel Programming
Year:
2009

Citing 10
Cited 3

Characterizing the Effects of Transient Faults on a High-Performance Processor Pipeline

DSN '04 Proceedings of the 2004 International Conference on Dependable Systems and Networks
Negative bias temperature instability (NBTI) in SiO2 and SiON gate dielectrics understood through disorder-controlled kinetics

Microelectronic Engineering - Proceedings of the 14th biennial conference on insulating films on semiconductors
Designing Reliable Systems from Unreliable Components: The Challenges of Transistor Variability and Degradation

IEEE Micro
Impact of NBTI on SRAM Read Stability and Design for Reliability

ISQED '06 Proceedings of the 7th International Symposium on Quality Electronic Design
Temporal performance degradation under NBTI: estimation and design for improved reliability of nanoscale circuits

Proceedings of the conference on Design, automation and test in Europe: Proceedings
Electronics beyond nano-scale CMOS

Proceedings of the 43rd annual Design Automation Conference
The impact of NBTI on the performance of combinational and sequential circuits

Proceedings of the 44th annual Design Automation Conference
NBTI-aware synthesis of digital circuits

Proceedings of the 44th annual Design Automation Conference
An efficient method to identify critical gates under circuit aging

Proceedings of the 2007 IEEE/ACM international conference on Computer-aided design
Penelope: The NBTI-Aware Processor

Proceedings of the 40th Annual IEEE/ACM International Symposium on Microarchitecture

MTTF-balanced pipeline design

Proceedings of the Conference on Design, Automation and Test in Europe
Employing circadian rhythms to enhance power and reliability

ACM Transactions on Design Automation of Electronic Systems (TODAES)
Critical-reliability path identification and delay analysis

ACM Journal on Emerging Technologies in Computing Systems (JETC)

Quantified Score

Hi-index	0.00

Visualization

Abstract

Degradation of device parameters over the lifetime of a system is emerging as a significant threat to system reliability. Among the aging mechanisms, wearout resulting from Negative Bias Temperature Instability (NBTI) is of particular concern in deep submicron technology generations. While there has been significant effort at the device and circuit level to model and characterize the impact of NBTI, the analysis of NBTI's impact at the architectural level is still at its infancy. To facilitate architectural level aging analysis, a tool capable of evaluating NBTI vulnerabilities early in the design cycle has been developed that evaluates timing degradation due to NBTI. The tool includes workload-based temperature and performance degradation analysis across a variety of technologies and operating conditions, revealing a complex interplay between factors influencing NBTI timing degradation.