Efficiency improvements for force-directed scheduling
ICCAD '92 1992 IEEE/ACM international conference proceedings on Computer-aided design
Annals of Operations Research - Special issue on Tabu search
Journal of VLSI Signal Processing Systems - Special issue on VLSI on custom computing technology
A hardware/software co-design flow and IP library based on simulink
Proceedings of the 38th annual Design Automation Conference
PACT HDL: a C compiler targeting ASICs and FPGAs with power and performance optimizations
CASES '02 Proceedings of the 2002 international conference on Compilers, architecture, and synthesis for embedded systems
Constraints-driven scheduling and resource assignment
ACM Transactions on Design Automation of Electronic Systems (TODAES)
Stream-Oriented FPGA Computing in the Streams-C High Level Language
FCCM '00 Proceedings of the 2000 IEEE Symposium on Field-Programmable Custom Computing Machines
Adaptation of force-directed scheduling algorithm for hardware/software partitioning
RSP '95 Proceedings of the Sixth IEEE International Workshop on Rapid System Prototyping (RSP'95)
HardwareC -- A Language for Hardware Design (Version 2.0)
HardwareC -- A Language for Hardware Design (Version 2.0)
Programmable Stream Processors
Computer
Overview of the FREEDOM Compiler for Mapping DSP Software to FPGAs
FCCM '04 Proceedings of the 12th Annual IEEE Symposium on Field-Programmable Custom Computing Machines
Extend Force-directed Scheduling for System-level Synthesis in Timeconstrained System-on-Chip Design
ICESS '05 Proceedings of the Second International Conference on Embedded Software and Systems
The Challenges of Synthesizing Hardware from C-Like Languages
IEEE Design & Test
CHiMPS: a high-level compilation flow for hybrid CPU-FPGA architectures
Proceedings of the 16th international ACM/SIGDA symposium on Field programmable gate arrays
A c to register transfer level algorithm using structured circuit templates: a case study with simulated annealing
Force-directed scheduling for the behavioral synthesis of ASICs
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
Presynthesis Area Estimation of Reconfigurable Streaming Accelerators
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
| Hi-index | 0.00 |
The derivation of efficient, custom architectures for implementing algorithms on Field Programmable Gate Array platforms presents several research challenges. We focus on the derivation of efficient streaming architectures from dataflow graphs, targeting multi-cycle, fully pipelined functional units. In this paper, we present a Force-Directed Scheduling based algorithm for deriving area-efficient architectures from dataflow graphs based on replication and critical path relaxation. We have implemented this algorithm in a design tool called CHARGER, which integrates schedule generation with post-schedule communications infrastructure generation and Hardware Description Language generation. We compare the performance of our algorithm against that of a traditional Force-Directed Scheduling approach by generating architectures from algorithms selected from embedded computing and scientific computing.