Using linear programming techniques for scheduling-based random test-case generation

Authors:
Amir Nahir;Yossi Shiloach;Avi Ziv
Affiliations:
IBM Research Laboratory in Haifa, Israel;IBM Research Laboratory in Haifa, Israel;IBM Research Laboratory in Haifa, Israel
Venue:
HVC'06 Proceedings of the 2nd international Haifa verification conference on Hardware and software, verification and testing
Year:
2006

Citing 11
Cited 0

On binary constraint problems

Journal of the ACM (JACM)
Writing testbenches: functional verification of HDL models

Writing testbenches: functional verification of HDL models
Maintaining knowledge about temporal intervals

Communications of the ACM
Art of Verification with VERA

Art of Verification with VERA
Design Verification with e

Design Verification with e
Genesys-Pro: Innovations in Test Program Generation for Functional Processor Verification

IEEE Design & Test
X-Gen: a random test-case generator for systems and SoCs

HLDVT '02 Proceedings of the Seventh IEEE International High-Level Design Validation and Test Workshop
Scheduling-based test-case generation for verification of multimedia SoCs

Proceedings of the 43rd annual Design Automation Conference
Introduction to Operations Research and Revised CD-ROM 8

Introduction to Operations Research and Revised CD-ROM 8
Comprehensive Functional Verification: The Complete Industry Cycle (Systems on Silicon)

Comprehensive Functional Verification: The Complete Industry Cycle (Systems on Silicon)
Using a constraint satisfaction formulation and solution techniques for random test program generation

IBM Systems Journal

Quantified Score

Hi-index	0.00

Visualization

Abstract

Multimedia SoCs are characterized by a main controller that directs the activity of several cores, each of which controls a stage in the processing of a media stream. Stimuli generation for such systems can be modeled as a scheduling problem that assigns data items to the processing elements of the system. Our work presents a linear programming (LP) modeling scheme for these scheduling problems. We implemented this modeling scheme as part of SoCVer, a stimuli generator for multimedia SoCs. Experimental results show that this LP-based scheme allows easier modeling and provides better performance than CSP-based engines, which are widely used for stimuli generation.