Specifying real-time properties with metric temporal logic
Real-Time Systems
Theoretical Computer Science
Temporal verification of reactive systems: safety
Temporal verification of reactive systems: safety
The benefits of relaxing punctuality
Journal of the ACM (JACM)
Journal of the ACM (JACM)
Simple on-the-fly automatic verification of linear temporal logic
Proceedings of the Fifteenth IFIP WG6.1 International Symposium on Protocol Specification, Testing and Verification XV
The Temporal Rover and the ATG Rover
Proceedings of the 7th International SPIN Workshop on SPIN Model Checking and Software Verification
FoCs: Automatic Generation of Simulation Checkers from Formal Specifications
CAV '00 Proceedings of the 12th International Conference on Computer Aided Verification
Efficient Büchi Automata from LTL Formulae
CAV '00 Proceedings of the 12th International Conference on Computer Aided Verification
Proceedings of the Real-Time: Theory in Practice, REX Workshop
LOLA: Runtime Monitoring of Synchronous Systems
TIME '05 Proceedings of the 12th International Symposium on Temporal Representation and Reasoning
Approximation, sampling and voting in hybrid computing systems
HSCC'06 Proceedings of the 9th international conference on Hybrid Systems: computation and control
Temporal logic verification using simulation
FORMATS'06 Proceedings of the 4th international conference on Formal Modeling and Analysis of Timed Systems
On temporal logic constraint solving for analyzing numerical data time series
Theoretical Computer Science
CMSB '08 Proceedings of the 6th International Conference on Computational Methods in Systems Biology
Review: Formal verification of analog and mixed signal designs: A survey
Microelectronics Journal
Instrumenting AMS assertion verification on commercial platforms
ACM Transactions on Design Automation of Electronic Systems (TODAES)
HVC '08 Proceedings of the 4th International Haifa Verification Conference on Hardware and Software: Verification and Testing
Checking temporal properties of discrete, timed and continuous behaviors
Pillars of computer science
Monitoring security policies with metric first-order temporal logic
Proceedings of the 15th ACM symposium on Access control models and technologies
On simulation-based probabilistic model checking of mixed-analog circuits
Formal Methods in System Design
Analog property checkers: a DDR2 case study
Formal Methods in System Design
Robust satisfaction of temporal logic over real-valued signals
FORMATS'10 Proceedings of the 8th international conference on Formal modeling and analysis of timed systems
Policy monitoring in first-order temporal logic
CAV'10 Proceedings of the 22nd international conference on Computer Aided Verification
Parametric identification of temporal properties
RV'11 Proceedings of the Second international conference on Runtime verification
Algorithms for monitoring real-time properties
RV'11 Proceedings of the Second international conference on Runtime verification
Combining time and frequency domain specifications for periodic signals
RV'11 Proceedings of the Second international conference on Runtime verification
Synchronizing AMS Assertions with AMS Simulation: From Theory to Practice
ACM Transactions on Design Automation of Electronic Systems (TODAES)
On temporal logic and signal processing
ATVA'12 Proceedings of the 10th international conference on Automated Technology for Verification and Analysis
Runtime verification of nonlinear analog circuits using incremental time-augmented RRT algorithm
Proceedings of the Conference on Design, Automation and Test in Europe
Efficient robust monitoring for STL
CAV'13 Proceedings of the 25th international conference on Computer Aided Verification
Runtime verification of microcontroller binary code
Science of Computer Programming
| Hi-index | 0.00 |
In this paper we describe AMT, a tool for monitoring temporal properties of continuous signals. We first introduce STL/PSL, a specification formalism based on the industrial standard language PSL and the real-time temporal logic MITL, extended with constructs that allow describing behaviors of real-valued variables. The tool automatically builds property observers from an STL/PSL specification and checks, in an offline or incremental fashion, whether simulation traces satisfy the property. The AMT tool is validated through a Flash memory case-study.