Mechanical Verification of Adder Circuits using Rewrite RuleLaboratory
Formal Methods in System Design
Computer Arithmetic Algorithms
Computer Arithmetic Algorithms
Formal Specification and Verification of Digital Systems
Formal Specification and Verification of Digital Systems
Formal Verification of VHDL Descriptions in the Prevail Environment
IEEE Design & Test
Circuits as Streams in Coq: Verification of a Sequential Multiplier
TYPES '95 Selected papers from the International Workshop on Types for Proofs and Programs
Derivation of a logarithmic time carry lookahead addition circuit
Journal of Functional Programming
Certifying circuits in Type Theory
Formal Aspects of Computing
Synthesis of Arithmetic Circuits: FPGA, ASIC and Embedded Systems
Synthesis of Arithmetic Circuits: FPGA, ASIC and Embedded Systems
Proofs of Correctness and Properties of Integer Adder Circuits
IEEE Transactions on Computers
| Hi-index | 0.03 |
This paper describes a new advancement in theorem proving based formal verification: a formalization of a parameterized parallel prefix adder developed in the proof assistant Coq.