Static scheduling of synchronous data flow programs for digital signal processing
IEEE Transactions on Computers
LabVIEW Graphical Programming: Practical Applications in Instrumentation and Control
LabVIEW Graphical Programming: Practical Applications in Instrumentation and Control
Software Synthesis from Dataflow Graphs
Software Synthesis from Dataflow Graphs
Embedded Multiprocessors: Scheduling and Synchronization
Embedded Multiprocessors: Scheduling and Synchronization
Code Generation of Data Dominated DSP Applications for FPGA Targets
RSP '98 Proceedings of the Ninth IEEE International Workshop on Rapid System Prototyping
Software synthesis from the dataflow interchange format
SCOPES '05 Proceedings of the 2005 workshop on Software and compilers for embedded systems
Parameterized Looped Schedules for Compact Representationof Execution Sequences
ASAP '06 Proceedings of the IEEE 17th International Conference on Application-specific Systems, Architectures and Processors
A SystemC-based design methodology for digital signal processing systems
EURASIP Journal on Embedded Systems
RTSS '07 Proceedings of the 28th IEEE International Real-Time Systems Symposium
Heterogeneous Design in Functional DIF
SAMOS '08 Proceedings of the 8th international workshop on Embedded Computer Systems: Architectures, Modeling, and Simulation
Functional DIF for Rapid Prototyping
RSP '08 Proceedings of the 2008 The 19th IEEE/IFIP International Symposium on Rapid System Prototyping
IEEE Transactions on Signal Processing
Mode grouping for more effective generalized scheduling of dynamic dataflow applications
Proceedings of the 46th Annual Design Automation Conference
Exploring the concurrency of an MPEG RVC decoder based on dataflow program analysis
IEEE Transactions on Circuits and Systems for Video Technology
Integration of dataflow optimization techniques into a software radio design framework
Asilomar'09 Proceedings of the 43rd Asilomar conference on Signals, systems and computers
Trace-based KPN composability analysis for mapping simultaneous applications to MPSoC platforms
Proceedings of the Conference on Design, Automation and Test in Europe
MPSoC programming using the MAPS compiler
Proceedings of the 2010 Asia and South Pacific Design Automation Conference
Exploiting Statically Schedulable Regions in Dataflow Programs
Journal of Signal Processing Systems
A rule-based quasi-static scheduling approach for static islands in dynamic dataflow graphs
ACM Transactions on Embedded Computing Systems (TECS)
Optimizing the implementation of real-time Simulink models onto distributed automotive architectures
Journal of Systems Architecture: the EUROMICRO Journal
Hi-index | 0.00 |
For a number of years, dataflow concepts have provided designers of digital signal processing systems with environments capable of expressing high-level software architectures as well as low-level, performance-oriented kernels. But analysis of system-level trade-offs has been inhibited by the diversity of models and the dynamic nature of modern dataflow applications. To facilitate design space exploration for software implementations of heterogeneous dataflow applications, developers need tools capable of deeply analyzing and optimizing the application. To this end, we present a new scheduling approach that leverages a recently proposed general model of dynamic dataflow called core functional dataflow (CFDF). CFDF supports high-level application descriptions with multiple models of dataflow by structuring actors with sets of modes that represent fixed behaviors. In this work we show that by decomposing a dynamic dataflow graph as directed by its modes, we can derive a set of static dataflow graphs that interact dynamically. This enables designers to readily experiment with existing dataflow model specific scheduling techniques to all or some parts of the application while applying custom schedulers to others. We demonstrate this generalized dataflow scheduling method on dynamic mixed-model applications and show that run-time and buffer sizes significantly improve compared to a baseline dynamic dataflow scheduler and simulator.