Test exploration and validation using transaction level models

Authors:
Michael A. Kochte;Christian G. Zoellin;Michael E. Imhof;Rauf Salimi Khaligh;Martin Radetzki;Hans-Joachim Wunderlich;Stefano Di Carlo;Paolo Prinetto
Affiliations:
University of Stuttgart, Stuttgart, Germany;University of Stuttgart, Stuttgart, Germany;University of Stuttgart, Stuttgart, Germany;University of Stuttgart, Stuttgart, Germany;University of Stuttgart, Stuttgart, Germany;University of Stuttgart, Stuttgart, Germany;Politecnico di Torino, Torino TO, Italy;Politecnico di Torino, Torino TO, Italy
Venue:
Proceedings of the Conference on Design, Automation and Test in Europe
Year:
2009

Citing 12
Cited 0

Test Setup Simulation " A High-Performance VHDL-Based Virtual Test Solution Meeting Industrial Requirements

ITC '02 Proceedings of the 2002 IEEE International Test Conference
Test Planning and Design Space Exploration in a Core-Based Environment

Proceedings of the conference on Design, automation and test in Europe
Impact of Design-Manufacturing Interface on SoC Design Methodologies

IEEE Design & Test
Transaction level modeling: flows and use models

Proceedings of the 2nd IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis
Optimization of a Bus-based Test Data Transportation Mechanism in System-on-Chip

DSD '05 Proceedings of the 8th Euromicro Conference on Digital System Design
Survey of Test Vector Compression Techniques

IEEE Design & Test
Transaction-Level Modeling with Systemc: Tlm Concepts and Applications for Embedded Systems

Transaction-Level Modeling with Systemc: Tlm Concepts and Applications for Embedded Systems
Transaction-Based Communication-Centric Debug

NOCS '07 Proceedings of the First International Symposium on Networks-on-Chip
Cycle-approximate retargetable performance estimation at the transaction level

Proceedings of the conference on Design, automation and test in Europe
System-on-Chip Test Architectures: Nanometer Design for Testability

System-on-Chip Test Architectures: Nanometer Design for Testability
Cycle-Accurate Test Power Modeling and Its Application to SoC Test Architecture Design and Scheduling

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
Guest editor's introduction: what is infrastructure IP?

IEEE Design & Test

Quantified Score

Hi-index	0.00

Visualization

Abstract

The complexity of the test infrastructure and test strategies in systems-on-chip approaches the complexity of the functional design space. This paper presents test design space exploration and validation of test strategies and schedules using transaction level models (TLMs). Since many aspects of testing involve the transfer of a significant amount of test stimuli and responses, the communication-centric view of TLMs suits this purpose exceptionally well.