Automatic verification of finite-state concurrent systems using temporal logic specifications
ACM Transactions on Programming Languages and Systems (TOPLAS)
Automatic Verification of Sequential Circuits Using Temporal Logic
IEEE Transactions on Computers
A computational logic handbook
A computational logic handbook
General decomposition of sequential machines: relationships to state assignment
DAC '89 Proceedings of the 26th ACM/IEEE Design Automation Conference
CRIS: a test cultivation program for sequential VLSI circuits
ICCAD '92 1992 IEEE/ACM international conference proceedings on Computer-aided design
Automatic test knowledge extraction from VHDL (ATKET)
DAC '92 Proceedings of the 29th ACM/IEEE Design Automation Conference
Formal hardware verification methods: a survey
Formal Methods in System Design - Special issue on computer-aided verification: general methods
Test Routines Based on Symbolic Logical Statements
Journal of the ACM (JACM)
Hardware Acceleration Alone Will Not Make Fault Grading ULSI a Reality
Proceedings of the IEEE International Test Conference on Test: Faster, Better, Sooner
CHEETA: Composition of Hierarchical Sequential Tests Using ATKET
Proceedings of the IEEE International Test Conference on Designing, Testing, and Diagnostics - Join Them
A logic design structure for LSI testability
DAC '77 Proceedings of the 14th Design Automation Conference
A Mathematically Precise Two-Level Formal Hardware Verification Methodology*
A Mathematically Precise Two-Level Formal Hardware Verification Methodology*
Enhancing Testability of Large-Scale Integrated Circuits via Test Points and Additional Logic
IEEE Transactions on Computers
Efficient Algorithms for Testing Semiconductor Random-Access Memories
IEEE Transactions on Computers
IEEE Transactions on Computers
Fault Injection Techniques and Tools
Computer
| Hi-index | 0.00 |
A basic capability required of fault-tolerant systems is the detection of a variety of faults. There has been a much research over the past years in this area, and many papers have been published in the various Symposia on Fault-Tolerant Computing (FTCS) which started in 1971. This paper discusses the basic problems and approaches in dealing with hardware faults and points out some of the techniques which deal with them, with particular reference to those published in the symposia. Technology trends are examined to provide an idea of problems emerging in the future, and possible directions for solution are identified.