On Area and Yield Considerations for Fault-Tolerant VLSI Processor Arrays

Authors:
Israel Koren;Melvin A. Breuer
Affiliations:
Computer Science Division, University of California at Berkeley, Berkeley, CA 94720/ Department of Electrical Engineering, Technion-Israel Institute of Technology, Haifa 32000), Israel;Department of Electrical Engineering Systems, University of Southern California, Los Angeles, CA 90007.
Venue:
IEEE Transactions on Computers
Year:
1984

Citing 5
Cited 3

A reconfigurable and fault-tolerant VLSI multiprocessor array

ISCA '81 Proceedings of the 8th annual symposium on Computer Architecture
Acceptable Testing of VLSI Components Which Contain Error Correctors

IEEE Transactions on Computers
Performance-Related Reliability Measures for Computing Systems

IEEE Transactions on Computers
Fault Tolerance of a General Purpose Computer Implemented by Very Large Scale Integration

IEEE Transactions on Computers
Yield model for productivity optimization of VLSI memory chips with redundancy and partially good product

IBM Journal of Research and Development

Modeling the Effect of Redundancy on Yield and Performance of VLSI Systems

IEEE Transactions on Computers
Efficient embeddings of binary trees in VLSI arrays

IEEE Transactions on Computers
Behavioral-level synthesis of heterogeneous BISR reconfigurable ASIC's

IEEE Transactions on Very Large Scale Integration (VLSI) Systems

Quantified Score

Hi-index	14.99

Visualization

Abstract

Fault-tolerance is undoubtedly a desirable property of any processor array. However, increased design and implementation costs should be expected when fault-tolerance is being introduced into the architecture of a processor array. When the processor array is implemented within a single VLSI chip, these cost increases are directly related to the chip silicon area. Thus, the increase in area should be weighed against the improved performance of the gracefully degrading fault-tolerant processor array. In addition, a larger chip area might reduce the wafer yield to an unaceptable level making the use of fault-tolerant VLSI processor arrays impractical. The objective of this paper is to devise performance measures for the evaluation of the effectiveness and area utilization of various fault-tolerant techniques. Another goal is to analyze the reduction in wafer yield and investigate the possibility of yield enhancement through redundancy.