Hermes-a - an asynchronous NoC router with distributed routing

Authors:
Julian Pontes;Matheus Moreira;Fernando Moraes;Ney Calazans
Affiliations:
Faculty of Informatics, PUCRS, Porto Alegre, Brazil;Faculty of Informatics, PUCRS, Porto Alegre, Brazil;Faculty of Informatics, PUCRS, Porto Alegre, Brazil;Faculty of Informatics, PUCRS, Porto Alegre, Brazil
Venue:
PATMOS'10 Proceedings of the 20th international conference on Integrated circuit and system design: power and timing modeling, optimization and simulation
Year:
2010

Citing 9
Cited 0

Chain: A Delay-Insensitive Chip Area Interconnect

IEEE Micro
Globally-asynchronous locally-synchronous systems (performance, reliability, digital)

Globally-asynchronous locally-synchronous systems (performance, reliability, digital)
An Asynchronous NOC Architecture Providing Low Latency Service and Its Multi-Level Design Framework

ASYNC '05 Proceedings of the 11th IEEE International Symposium on Asynchronous Circuits and Systems
A scalable, timing-safe, network-on-chip architecture with an integrated clock distribution method

Proceedings of the conference on Design, automation and test in Europe
Asynchronous Interconnect for Synchronous SoC Design

IEEE Micro
Multisynchronous and Fully Asynchronous NoCs for GALS Architectures

IEEE Design & Test
QNoC asynchronous router

Integration, the VLSI Journal
Outstanding research problems in NoC design: system, microarchitecture, and circuit perspectives

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
A fully-asynchronous low-power framework for GALS NoC integration

Proceedings of the Conference on Design, Automation and Test in Europe

Quantified Score

Hi-index	0.00

Visualization

Abstract

This work presents the architecture and ASIC implementation of Hermes-A, an asynchronous network on chip router. Hermes-A is coupled to a network interface that enables communication between router and synchronous processing elements. The ASIC implementation of the router employed standard CAD tools and a specific library of components. Area and timing characteristics for 180nm technology attest the quality of the design, which displays a maximum throughput of 3.6 Gbits/s.