Clock network synthesis with concurrent gate insertion

Authors:
Jingwei Lu;Wing-Kai Chow;Chiu-Wing Sham
Affiliations:
The Hong Kong Polytechnic University;The Hong Kong Polytechnic University;The Hong Kong Polytechnic University
Venue:
PATMOS'10 Proceedings of the 20th international conference on Integrated circuit and system design: power and timing modeling, optimization and simulation
Year:
2010

Citing 15
Cited 0

Clock routing for high-performance ICs

DAC '90 Proceedings of the 27th ACM/IEEE Design Automation Conference
High-performance clock routing based on recursive geometric matching

DAC '91 Proceedings of the 28th ACM/IEEE Design Automation Conference
Zero skew clock net routing

DAC '92 Proceedings of the 29th ACM/IEEE Design Automation Conference
A clustering-based optimization algorithm in zero-skew routings

DAC '93 Proceedings of the 30th international Design Automation Conference
Activity-sensitive clock tree construction for low power

Proceedings of the 2002 international symposium on Low power electronics and design
Clock-tree power optimization based on RTL clock-gating

Proceedings of the 40th annual Design Automation Conference
An Algorithm for Zero-Skew Clock Tree Routing with Buffer Insertion

EDTC '96 Proceedings of the 1996 European conference on Design and Test
Buffered Clock Tree for High Quality IC Design

ISQED '04 Proceedings of the 5th International Symposium on Quality Electronic Design
Low power network processor design using clock gating

Proceedings of the 42nd annual Design Automation Conference
Low-power gated and buffered clock network construction

ACM Transactions on Design Automation of Electronic Systems (TODAES)
Type-matching clock tree for zero skew clock gating

Proceedings of the 45th annual Design Automation Conference
Ispd2009 clock network synthesis contest

Proceedings of the 2009 international symposium on Physical design
A dual-MST approach for clock network synthesis

Proceedings of the 2010 Asia and South Pacific Design Automation Conference
Activity-driven clock design

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
Gated clock routing for low-power microprocessor design

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Quantified Score

Hi-index	0.00

Visualization

Abstract

In VLSI digital circuits, clock network plays an important role on the total performance of the chip. Clock skew and power dissipation are two major focuses of concerns in the clock network synthesis. During topology generation, the locations of buffer and gate insertion are usually not available. Despite local optimization, the global performance is limited. In this paper, a novel approach of topology generation with concurrent gate insertion is proposed. Meanwhile, a strict clock slew constraint is applied with comprehensive buffer insertion techniques. By clock gating, the switched capacitance of the clock tree is reduced, with acceptable extra cost caused in controller tree. In experimental results it is shown that our approach has good performance on the reduction of both clock skew and power dissipation.