Pipelining with common operands for power-efficient linear systems

Authors:
Daehong Kim;Dongwan Shin;Kiyoung Choi
Affiliations:
SOC Division, GCT Research, Inc., Seoul, Korea and School of Electrical Engineering, Seoul National University, Seoul, Korea;Information and Computer Science from University of California, Irvine, CA;School of Electrical Engineering and Computer Science at Seoul National University, Seoul, Korea
Venue:
IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Year:
2005

Citing 15
Cited 0

Loop optimization in register-transfer scheduling for DSP-systems

DAC '89 Proceedings of the 26th ACM/IEEE Design Automation Conference
IRSIM: an incremental MOS switch-level simulator

DAC '89 Proceedings of the 26th ACM/IEEE Design Automation Conference
Scheduling for functional pipelining and loop winding

DAC '91 Proceedings of the 28th ACM/IEEE Design Automation Conference
Rotation scheduling: a loop pipelining algorithm

DAC '93 Proceedings of the 30th international Design Automation Conference
High-level synthesis techniques for reducing the activity of functional units

ISLPED '95 Proceedings of the 1995 international symposium on Low power design
Scheduling and resource binding for low power

ISSS '95 Proceedings of the 8th international symposium on System synthesis
Power optimization in programmable processors and ASIC implementations of linear systems: transformation-based approach

DAC '96 Proceedings of the 33rd annual Design Automation Conference
Module assignment for low power

EURO-DAC '96/EURO-VHDL '96 Proceedings of the conference on European design automation
Power-conscious high level synthesis using loop folding

DAC '97 Proceedings of the 34th annual Design Automation Conference
Power minimization of functional units partially guarded computation

ISLPED '00 Proceedings of the 2000 international symposium on Low power electronics and design
Low power pipelining of linear systems: a common operand centric approach

ISLPED '01 Proceedings of the 2001 international symposium on Low power electronics and design
Synthesis and Optimization of Digital Circuits

Synthesis and Optimization of Digital Circuits
An integrated data path optimization for low power based on network flow method

Proceedings of the 2001 IEEE/ACM international conference on Computer-aided design
Fast Prototyping of Datapath-Intensive Architectures

IEEE Design & Test
Activity-sensitive architectural power analysis

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Quantified Score

Hi-index	0.00

Visualization

Abstract

We propose a systematic pipelining method for a linear system to minimize power and maximize throughput, given a constraint on the number of pipeline stages and a set of resource constraints. Unlike most existing pipelining approaches, our method takes the number of pipeline stages as one of the constraints and considers the pipelining as an aspect of power minimization. Operations are retimed so that as many operations as possible take common operands as their inputs, using a novel technique called force-directed retiming; operand sharing is then determined, based on list scheduling. Experimental results show that the proposed approach reduces the power consumption of functional units by 27.8% on average and by more than 50% in some cases, compared to the state-of-the-art pipelining and operand sharing techniques.