Fast substrate noise aware floorplanning for mixed signal SOC designs

Authors:
Minsik Cho;David Z. Pan
Affiliations:
Electrical and Computer Engineering Department, The University of Texas at Austin, Austin, TX;Electrical and Computer Engineering Department, The University of Texas at Austin, Austin, TX
Venue:
IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Year:
2008

Citing 12
Cited 0

B*-Trees: a new representation for non-slicing floorplans

Proceedings of the 37th Annual Design Automation Conference
A new efficient method for substrate-aware device-level placement (short paper)

ASP-DAC '00 Proceedings of the 2000 Asia and South Pacific Design Automation Conference
Floorplanning with alignment and performance constraints

Proceedings of the 39th annual Design Automation Conference
A CAD-Oriented Modeling Approach of Frequency-Dependent Behavior of Substrate Noise Coupling for Mixed-Signal IC Design

ISQED '03 Proceedings of the 4th International Symposium on Quality Electronic Design
A Methodology for the Computation of an Upper Bound on Nose Current Spectrum of CMOS Switching Activity

Proceedings of the 2003 IEEE/ACM international conference on Computer-aided design
Modern floorplanning based on fast simulated annealing

Proceedings of the 2005 international symposium on Physical design
Substrate noise modeling in early floorplanning of MS-SOCs

Proceedings of the 2005 Asia and South Pacific Design Automation Conference
Fixed-outline floorplanning: enabling hierarchical design

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
VLSI module placement based on rectangle-packing by the sequence-pair

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
Efficient techniques for accurate modeling and simulation of substrate coupling in mixed-signal IC's

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
Modeling techniques and verification methodologies for substrate coupling effects in mixed-signal system-on-chip designs

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
Bus-driven floorplanning

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Quantified Score

Hi-index	0.00

Visualization

Abstract

In this paper, we introduce a novel substrate noise estimation technique during early floorplanning for mixed signal system-on-chip (SOC), based on block preference directed graph (BPDG). Given a set of analog and digital blocks, BPDG is constructed based on their inherent noise characteristics to capture the preferred relative locations for substrate noise minimization. For each instance of floorplan in sequence pair or B* -tree, we efficiently count the number of violations against BPDG which correlates remarkably well with accurate but computation-intensive substrate noise modeling. Thus, our BPDG-based model can guide fast substrate noise-aware floorplanning and layout optimization for mixed signal SOC. Our experimental results show that the proposed approach is significantly faster than conventional full-blown substrate model-based floorplanning.