A comprehensive fault macromodel for opamps

Authors:
Chen-Yang Pan;Kwang-Ting Cheng;Sandeep Gupta
Affiliations:
Dept. of Electrical & Computer Engineering, University of California, Santa Barbara;Dept. of Electrical & Computer Engineering, University of California, Santa Barbara;Dept. of Electrical Engineering - Systems, University of Southern California
Venue:
ICCAD '94 Proceedings of the 1994 IEEE/ACM international conference on Computer-aided design
Year:
1994

Citing 4
Cited 6

DRAFTS: discretized analog circuit fault simulator

DAC '93 Proceedings of the 30th international Design Automation Conference
Fault-based automatic test generator for linear analog circuits

ICCAD '93 Proceedings of the 1993 IEEE/ACM international conference on Computer-aided design
Analysis and Design of Analog Integrated Circuits

Analysis and Design of Analog Integrated Circuits
Fault Modeling for the Testing of Mixed Integrated Circuits

Proceedings of the IEEE International Test Conference on Test: Faster, Better, Sooner

Behavioral Level Noise Modeling and Jitter Simulation ofPhase-Locked Loops with Faults Using VHDL-AMS

Journal of Electronic Testing: Theory and Applications
Digital detection of analog parametric faults in SC filters

Proceedings of the 36th annual ACM/IEEE Design Automation Conference
Fault Models and Test Generation for OpAmp Circuits—The FFM

Journal of Electronic Testing: Theory and Applications
Behavioral level noise modeling and jitter simulation of phase-locked loops with faults using VHDL-AMS

VTS '97 Proceedings of the 15th IEEE VLSI Test Symposium
Fault Macromodeling for Analog/Mixed-Signal Circuits

ITC '97 Proceedings of the 1997 IEEE International Test Conference
An operational amplifier model for evaluating test strategies at behavioural level

Microelectronics Journal

Quantified Score

Hi-index	0.00

Visualization

Abstract

In this paper, a comprehensive macromodel for transistor level faults in an operational amplifier is developed. With the observation that faulty behavior at output may result from interfacing error in addition to the faulty component, parameters associated with input and output characteristics are incorporated. Test generation and fault classification are addressed for stand-alone opamps. A high fault coverage is achieved by a proposed testing strategy. Transistor level short/bridging faults are analyzed and classified into catastrophic faults and parametric faults. Based on the macromodels for parametric faults, faults simulation is performed for an active filter. We found many parametric faults in the active filter cannot be detected by traditional functional testing. A DFT scheme alone with a current testing strategy to improve fault coverage is proposed.