Partial bus-invert bus encoding schemes for low-power DSP systems considering inter-wire capacitance

Authors:
T. Murgan;P. B. Bacinschi;A. García Ortiz;M. Glesner
Affiliations:
Institute of Microelectronic Systems, Darmstadt University of Technology, Darmstadt, Germany;Institute of Microelectronic Systems, Darmstadt University of Technology, Darmstadt, Germany;Institute of Microelectronic Systems, Darmstadt University of Technology, Darmstadt, Germany;Institute of Microelectronic Systems, Darmstadt University of Technology, Darmstadt, Germany
Venue:
PATMOS'06 Proceedings of the 16th international conference on Integrated Circuit and System Design: power and Timing Modeling, Optimization and Simulation
Year:
2006

Citing 9
Cited 2

Architectural power analysis: the dual bit type method

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Bus-invert coding for low-power I/O

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Low-power encodings for global communication in CMOS VLSI

IEEE Transactions on Very Large Scale Integration (VLSI) Systems - Special issue on low power electronics and design
A coding framework for low-power address and data busses

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Partial bus-invert coding for power optimization of application-specific systems

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Odd/even bus invert with two-phase transfer for buses with coupling

Proceedings of the 2002 international symposium on Low power electronics and design
Coupling-aware high-level interconnect synthesis for low power

Proceedings of the 2002 IEEE/ACM international conference on Computer-aided design
Analytical estimation of signal transition activity from word-level statistics

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
Architectures and synthesis algorithms for power-efficient bus interfaces

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

PMD: A Low-Power Code for Networks-on-Chip Based on Virtual Channels

Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation
On the necessity of combining coding with spacing and shielding for improving performance and power in very deep sub-micron interconnects

PATMOS'07 Proceedings of the 17th international conference on Integrated Circuit and System Design: power and timing modeling, optimization and simulation

Quantified Score

Hi-index	0.00

Visualization

Abstract

In this work, we develop simple yet very effective bus encoding schemes that dramatically reduce both self and coupling transition activity in common DSP signals. We show that, efficient low-power codes must cope with the different statistical characteristics of the most and least significant bits. On one hand, the high correlation in the most significant bits can be exploited by employing a simple non-redundant code. On the other hand, Bus Invert based codes are very efficient when applied only on the poorly correlated uniformly distributed least significant bits. The latter should not be employed on the most significant bits in order to preserve their high correlation. Additionally, we show that low-power codes can be easily compared by means of a simple graphical method.