On the necessity of combining coding with spacing and shielding for improving performance and power in very deep sub-micron interconnects

Authors:
T. Murgan;P. B. Bacinschi;S. Pandey;A. García Ortiz;M. Glesner
Affiliations:
Inst. of Microelectronic Systems, Darmstadt Univ. of Technology, Darmstadt, Germany;Inst. of Microelectronic Systems, Darmstadt Univ. of Technology, Darmstadt, Germany;Group for Computer Architecture, Univ. of Bremen, Bremen, Germany;AnaFocus, Seville, Spain;Inst. of Microelectronic Systems, Darmstadt Univ. of Technology, Darmstadt, Germany
Venue:
PATMOS'07 Proceedings of the 17th international conference on Integrated Circuit and System Design: power and timing modeling, optimization and simulation
Year:
2007

Citing 13
Cited 2

Bus-invert coding for low-power I/O

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Low-power encodings for global communication in CMOS VLSI

IEEE Transactions on Very Large Scale Integration (VLSI) Systems - Special issue on low power electronics and design
A bus delay reduction technique considering crosstalk

DATE '00 Proceedings of the conference on Design, automation and test in Europe
Reducing bus delay in submicron technology using coding

Proceedings of the 2001 Asia and South Pacific Design Automation Conference
Modeling and analysis of differential signaling for minimizing inductive cross-talk

Proceedings of the 38th annual Design Automation Conference
Bus encoding to prevent crosstalk delay

Proceedings of the 2001 IEEE/ACM international conference on Computer-aided design
A bus energy model for deep submicron technology

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Area and Energy-Efficient Crosstalk Avoidance Codes for On-Chip Buses

ICCD '04 Proceedings of the IEEE International Conference on Computer Design
Bus stuttering: an encoding technique to reduce inductive noise in off-chip data transmission

Proceedings of the conference on Design, automation and test in Europe: Proceedings
A high-level compact pattern-dependent delay model for high-speed point-to-point interconnects

Proceedings of the 2006 IEEE/ACM international conference on Computer-aided design
Bus encoding for total power reduction using a leakage-aware buffer configuration

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Partial bus-invert bus encoding schemes for low-power DSP systems considering inter-wire capacitance

PATMOS'06 Proceedings of the 16th international conference on Integrated Circuit and System Design: power and Timing Modeling, Optimization and Simulation
Architectures and synthesis algorithms for power-efficient bus interfaces

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Automatic design of low-power encoders using reversible circuit synthesis

DATE '12 Proceedings of the Conference on Design, Automation and Test in Europe
An optimisation algorithm for minimising energy dissipation in NoC-based hard real-time embedded systems

Proceedings of the 21st International conference on Real-Time Networks and Systems

Quantified Score

Hi-index	0.00

Visualization

Abstract

In this work, the necessity of combining signal encoding schemes with low-level anti-crosstalk techniques like spacing and shielding is analyzed. It is shown that in order to increase the throughput improvement and/or reduce the power consumption, coding schemes should be integrated with layout techniques since methods like spacing and shielding can be regarded as very simple encoding schemes. On this basis, a theoretical framework for assessing the improvement in throughput and/or power consumption is constructed. Furthermore, several possibilities to integrate coding with classical anti-crosstalk techniques are discussed.