Bus-invert coding for low-power I/O
IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Digital integrated circuits: a design perspective
Digital integrated circuits: a design perspective
Low-power encodings for global communication in CMOS VLSI
IEEE Transactions on Very Large Scale Integration (VLSI) Systems - Special issue on low power electronics and design
Handbook of Applied Cryptography
Handbook of Applied Cryptography
Smart Card Handbook
Examining Smart-Card Security under the Threat of Power Analysis Attacks
IEEE Transactions on Computers
CRYPTO '99 Proceedings of the 19th Annual International Cryptology Conference on Advances in Cryptology
Timing Attacks on Implementations of Diffie-Hellman, RSA, DSS, and Other Systems
CRYPTO '96 Proceedings of the 16th Annual International Cryptology Conference on Advances in Cryptology
Investigations of power analysis attacks on smartcards
WOST'99 Proceedings of the USENIX Workshop on Smartcard Technology on USENIX Workshop on Smartcard Technology
Theoretical analysis of bus-invert coding
IEEE Transactions on Very Large Scale Integration (VLSI) Systems
A general power model of differential power analysis attacks to static logic circuits
IEEE Transactions on Very Large Scale Integration (VLSI) Systems
| Hi-index | 0.00 |
In this communication, different techniques to improve the resistance to Differential Power Analysis (DPA) attacks of precharged busses are discussed. These statistical attacks rely on the observation of the power consumption, and are very effective in recovering confidential information that are stored or processed in SmartCards running cryptographic algorithms. Accordingly, a few techniques to improve the information security by reducing the effectiveness of DPA attacks are discussed. These techniques are statistically analyzed and compared in terms of DPA resistance, power and area overhead. Finally, these techniques are mixed to improve the robustness to DPA attacks. Cycle-accurate simulations on DES encryption algorithm running on a MIPS32® architecture are used to validate the discussed techniques.