Electromagnetic radiation from video display units: an eavesdropping risk?
Computers and Security
Linear cryptanalysis method for DES cipher
EUROCRYPT '93 Workshop on the theory and application of cryptographic techniques on Advances in cryptology
Side Channel Cryptanalysis of Product Ciphers
ESORICS '98 Proceedings of the 5th European Symposium on Research in Computer Security
A Practical Implementation of the Timing Attack
CARDIS '98 Proceedings of the The International Conference on Smart Card Research and Applications
Differential Fault Analysis of Secret Key Cryptosystems
CRYPTO '97 Proceedings of the 17th Annual International Cryptology Conference on Advances in Cryptology
Tamper resistance: a cautionary note
WOEC'96 Proceedings of the 2nd conference on Proceedings of the Second USENIX Workshop on Electronic Commerce - Volume 2
On the importance of checking cryptographic protocols for faults
EUROCRYPT'97 Proceedings of the 16th annual international conference on Theory and application of cryptographic techniques
IEEE Transactions on Computers
Examining Smart-Card Security under the Threat of Power Analysis Attacks
IEEE Transactions on Computers
A Countermeasure against One Physical Cryptanalysis May Benefit Another Attack
ICISC '01 Proceedings of the 4th International Conference Seoul on Information Security and Cryptology
Securing the AES Finalists Against Power Analysis Attacks
FSE '00 Proceedings of the 7th International Workshop on Fast Software Encryption
Power Analysis Attacks of Modular Exponentiation in Smartcards
CHES '99 Proceedings of the First International Workshop on Cryptographic Hardware and Embedded Systems
On Boolean and Arithmetic Masking against Differential Power Analysis
CHES '00 Proceedings of the Second International Workshop on Cryptographic Hardware and Embedded Systems
Using Second-Order Power Analysis to Attack DPA Resistant Software
CHES '00 Proceedings of the Second International Workshop on Cryptographic Hardware and Embedded Systems
Smartly Analyzing the Simplicity and the Power of Simple Power Analysis on Smartcards
CHES '00 Proceedings of the Second International Workshop on Cryptographic Hardware and Embedded Systems
CHES '00 Proceedings of the Second International Workshop on Cryptographic Hardware and Embedded Systems
Randomized Addition-Subtraction Chains as a Countermeasure against Power Attacks
CHES '01 Proceedings of the Third International Workshop on Cryptographic Hardware and Embedded Systems
A Sound Method for Switching between Boolean and Arithmetic Masking
CHES '01 Proceedings of the Third International Workshop on Cryptographic Hardware and Embedded Systems
Electromagnetic Analysis: Concrete Results
CHES '01 Proceedings of the Third International Workshop on Cryptographic Hardware and Embedded Systems
Further Results and Considerations on Side Channel Attacks on RSA
CHES '02 Revised Papers from the 4th International Workshop on Cryptographic Hardware and Embedded Systems
A DPA Attack against the Modular Reduction within a CRT Implementation of RSA
CHES '02 Revised Papers from the 4th International Workshop on Cryptographic Hardware and Embedded Systems
Address-Bit Differential Power Analysis of Cryptographic Schemes OK-ECDH and OK-ECDSA
CHES '02 Revised Papers from the 4th International Workshop on Cryptographic Hardware and Embedded Systems
Secure Elliptic Curve Implementations: An Analysis of Resistance to Power-Attacks in a DSP Processor
CHES '02 Revised Papers from the 4th International Workshop on Cryptographic Hardware and Embedded Systems
SPA-Based Adaptive Chosen-Ciphertext Attack on RSA Implementation
PKC '02 Proceedings of the 5th International Workshop on Practice and Theory in Public Key Cryptosystems: Public Key Cryptography
DPA Countermeasures by Improving the Window Method
CHES '02 Revised Papers from the 4th International Workshop on Cryptographic Hardware and Embedded Systems
Tamper-resistant whole program partitioning
Proceedings of the 2003 ACM SIGPLAN conference on Language, compiler, and tool for embedded systems
An Investigation into the Security of Self-Timed Circuits
ASYNC '03 Proceedings of the 9th International Symposium on Asynchronous Circuits and Systems
Security wrappers and power analysis for SoC technologies
Proceedings of the 1st IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis
Design of secure cryptography against the threat of power-attacks in DSP-embedded processors
ACM Transactions on Embedded Computing Systems (TECS)
Low energy security optimization in embedded cryptographic systems
Proceedings of the 2nd IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis
An On-Chip Signal Suppression Countermeasure to Power Analysis Attacks
IEEE Transactions on Dependable and Secure Computing
DPA on Quasi Delay Insensitive Asynchronous Circuits: Formalization and Improvement
Proceedings of the conference on Design, Automation and Test in Europe - Volume 1
A split-mask countermeasure for low-energy secure embedded systems
ACM Transactions on Embedded Computing Systems (TECS)
Automatic code recognition for smart cards using a Kohonen neural network
CARDIS'02 Proceedings of the 5th conference on Smart Card Research and Advanced Application Conference - Volume 5
A novel AES cryptographic core highly resistant to differential power analysis attacks
Proceedings of the 21st annual symposium on Integrated circuits and system design
A First-Order DPA Attack Against AES in Counter Mode with Unknown Initial Counter
CHES '07 Proceedings of the 9th international workshop on Cryptographic Hardware and Embedded Systems
MAME: A Compression Function with Reduced Hardware Requirements
CHES '07 Proceedings of the 9th international workshop on Cryptographic Hardware and Embedded Systems
Multiple-Differential Side-Channel Collision Attacks on AES
CHES '08 Proceeding sof the 10th international workshop on Cryptographic Hardware and Embedded Systems
CHES '08 Proceeding sof the 10th international workshop on Cryptographic Hardware and Embedded Systems
Side Channel Analysis of Some Hash Based MACs: A Response to SHA-3 Requirements
ICICS '08 Proceedings of the 10th International Conference on Information and Communications Security
ACM Transactions on Reconfigurable Technology and Systems (TRETS)
Supporting flexible streaming media protection through privacy-aware secure processors
Computers and Electrical Engineering
Proceedings of the 2008 IEEE/ACM International Conference on Computer-Aided Design
Side Channel Attacks against Hash-Based MACs with PGV Compression Functions
IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences
CHES '09 Proceedings of the 11th International Workshop on Cryptographic Hardware and Embedded Systems
A Design Methodology for a DPA-Resistant Cryptographic LSI with RSL Techniques
CHES '09 Proceedings of the 11th International Workshop on Cryptographic Hardware and Embedded Systems
Key dependent operation and algorithm specific complexity of statistical side channel attacks
ICT'09 Proceedings of the 16th international conference on Telecommunications
Ways to enhance differential power analysis
ICISC'02 Proceedings of the 5th international conference on Information security and cryptology
A simple power-analysis (SPA) attack on implementations of the AES key expansion
ICISC'02 Proceedings of the 5th international conference on Information security and cryptology
Improving first order differential power attacks through digital signal processing
Proceedings of the 3rd international conference on Security of information and networks
Improved countermeasure against address-bit DPA for ECC scalar multiplication
Proceedings of the Conference on Design, Automation and Test in Europe
Differential power analysis enhancement with statistical preprocessing
Proceedings of the Conference on Design, Automation and Test in Europe
A general power model of differential power analysis attacks to static logic circuits
IEEE Transactions on Very Large Scale Integration (VLSI) Systems
WISA'10 Proceedings of the 11th international conference on Information security applications
An area-efficient universal cryptography processor for smart cards
IEEE Transactions on Very Large Scale Integration (VLSI) Systems
A table masking countermeasure for low-energy secure embedded systems
IEEE Transactions on Very Large Scale Integration (VLSI) Systems
A USIM-based uniform access authentication framework in mobile communication
EURASIP Journal on Wireless Communications and Networking - Special issue on security and resilience for smart devices and applications
A countermeasure against power analysis attacks for FSR-based stream ciphers
Proceedings of the 21st edition of the great lakes symposium on Great lakes symposium on VLSI
How to characterize side-channel leakages more accurately?
ISPEC'11 Proceedings of the 7th international conference on Information security practice and experience
Information leakage discovery techniques to enhance secure chip design
WISTP'11 Proceedings of the 5th IFIP WG 11.2 international conference on Information security theory and practice: security and privacy of mobile devices in wireless communication
Analysis of nonparametric estimation methods for mutual information analysis
ICISC'10 Proceedings of the 13th international conference on Information security and cryptology
FSE'05 Proceedings of the 12th international conference on Fast Software Encryption
Optically enhanced position-locked power analysis
CHES'06 Proceedings of the 8th international conference on Cryptographic Hardware and Embedded Systems
A proposition for correlation power analysis enhancement
CHES'06 Proceedings of the 8th international conference on Cryptographic Hardware and Embedded Systems
Path swapping method to improve DPA resistance of quasi delay insensitive asynchronous circuits
CHES'06 Proceedings of the 8th international conference on Cryptographic Hardware and Embedded Systems
Higher order masking of the AES
CT-RSA'06 Proceedings of the 2006 The Cryptographers' Track at the RSA conference on Topics in Cryptology
A tutorial on physical security and side-channel attacks
Foundations of Security Analysis and Design III
CHES'05 Proceedings of the 7th international conference on Cryptographic hardware and embedded systems
Power modeling of precharged address bus and application to multi-bit DPA attacks to DES algorithm
PATMOS'06 Proceedings of the 16th international conference on Integrated Circuit and System Design: power and Timing Modeling, Optimization and Simulation
Techniques to enhance the resistance of precharged busses to differential power analysis
PATMOS'06 Proceedings of the 16th international conference on Integrated Circuit and System Design: power and Timing Modeling, Optimization and Simulation
Side channel attacks against HMACs based on block-cipher based hash functions
ACISP'06 Proceedings of the 11th Australasian conference on Information Security and Privacy
Side-Channel leakage across borders
CARDIS'10 Proceedings of the 9th IFIP WG 8.8/11.2 international conference on Smart Card Research and Advanced Application
ICISC'05 Proceedings of the 8th international conference on Information Security and Cryptology
An algebraic masking method to protect AES against power attacks
ICISC'05 Proceedings of the 8th international conference on Information Security and Cryptology
Private communication detection: a stochastic approach
Proceedings of the fifth ACM conference on Security and Privacy in Wireless and Mobile Networks
CT-RSA'12 Proceedings of the 12th conference on Topics in Cryptology
Robust smart-cards-based user authentication scheme with user anonymity
Security and Communication Networks
Side-channel vulnerability factor: a metric for measuring information leakage
Proceedings of the 39th Annual International Symposium on Computer Architecture
LRCG: latch-based random clock-gating for preventing power analysis side-channel attacks
Proceedings of the eighth IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis
A model of DPA syndrome and its application to the identification of leaking gates
PATMOS'07 Proceedings of the 17th international conference on Integrated Circuit and System Design: power and timing modeling, optimization and simulation
The schedulability of AES as a countermeasure against side channel attacks
SPACE'12 Proceedings of the Second international conference on Security, Privacy, and Applied Cryptography Engineering
Utilizing random noise in cryptography: where is the tofu?
Proceedings of the International Conference on Computer-Aided Design
Improving side-channel analysis with optimal linear transforms
CARDIS'12 Proceedings of the 11th international conference on Smart Card Research and Advanced Applications
Role of power grid in side channel attack and power-grid-aware secure design
Proceedings of the 50th Annual Design Automation Conference
Secure and efficient design of software block cipher implementations on microcontrollers
International Journal of Grid and Utility Computing
Defeating with fault injection a combined attack resistant exponentiation
COSADE'13 Proceedings of the 4th international conference on Constructive Side-Channel Analysis and Secure Design
Semi-Supervised template attack
COSADE'13 Proceedings of the 4th international conference on Constructive Side-Channel Analysis and Secure Design
AES side-channel countermeasure using random tower field constructions
Designs, Codes and Cryptography
| Hi-index | 0.01 |
This paper presents actual results from monitoring smartcard power signals and introduces techniques that help maximize such side-channel information. Adversaries will obviously choose attacks that maximize side-channel information, so it is very important that the strongest attacks be considered when designing defensive strategies. In this paper, power analysis techniques used to attack DES are reviewed and analyzed. The noise characteristics of the power signals are examined and an approach to model the signal to noise ratio is proposed. Test results from monitoring power signals are provided. Next, approaches to maximize the information content of the power signals are developed and tested. These results provide guidance for designing smartcard solutions that are secure against power analysis attacks.