Microvisor: a runtime architecture for thermal management in chip multiprocessors

  • Authors:
  • Omer Khan;Sandip Kundu

  • Affiliations:
  • University of Massachusetts, Lowell, MA;University of Massachusetts, Amherst, MA

  • Venue:
  • Transactions on High-Performance Embedded Architectures and Compilers IV
  • Year:
  • 2011

Quantified Score

Hi-index 0.00

Visualization

Abstract

In today's high performance computing environment, power density issues are at the forefront of design constraints. Many platforms integrate a diverse set of processing cores on the same die to fit small form factors. Due to the design limitations of using expensive cooling solutions, such complex chip multiprocessors require an architectural solution to mitigate thermal problems. Many of the current systems deploy voltage/frequency scaling to address thermal emergencies, either within the operating system or in hardware. These techniques have certain limitations in terms of response lag, scalability, cost and being reactive. In this paper, we present an alternative thermal management system to address these limitations, based on virtual machine concept that uses a runtime layer of software (microvisor) to manage the computational demands of threads to the thermal constraints of cores. Our results show that a predictive, targeted, and localized response to thermal events improves performance by an average of 21% over counterpart operating system and hardware control theoretic implementations.