Hardware architecture design of video compression for multimedia communication systems

Authors:
Shao-Yi Chien;Yu-Wen Huang;Ching-Yeh Chen;H. H. Chen;Liang-Gee Chen
Affiliations:
-;-;-;-;-
Venue:
IEEE Communications Magazine
Year:
2005

Citing 0
Cited 12

A systematic approach to design low-power video codec cores

EURASIP Journal on Embedded Systems
VLSI architecture design approaches for real-time video processing

WSEAS Transactions on Circuits and Systems
High performance architecture of an application specific processor for the H.264 deblocking filter

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
A survey of programmable and dedicated approaches in VLSI architecture design for real-time video processing

ICC'08 Proceedings of the 12th WSEAS international conference on Circuits
Efficient content analysis engine for visual surveillance network

IEEE Transactions on Circuits and Systems for Video Technology
Architectures for multi-threaded MVC-compliant multi-view video decoding and benchmark tests

Image Communication
Design and analysis of high-throughput lossless image compression engine using VLSI-oriented FELICS algorithm

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Motion estimation and CABAC VLSI co-processors for real-time high-quality H.264/AVC video coding

Microprocessors & Microsystems
A dynamically reconfigurable processor for H.264/AVC image prediction

Artificial Life and Robotics
Real-time and low-power processing of 3D direct/inverse discrete cosine transform for low-complexity video codec

Journal of Real-Time Image Processing
Homogeneous and heterogeneous MPSoC architectures with network-on-chip connectivity for low-power and real-time multimedia signal processing

VLSI Design
Motion vector extrapolation for parallel motion estimation on GPU

Multimedia Tools and Applications

Quantified Score

Hi-index	0.25

Visualization

Abstract

First Page of the Article