VLSI architecture design approaches for real-time video processing

Authors:
A. Ahmad;K. K. Loo;J. Cosmas
Affiliations:
Electronics and Computer Eng. Dept., Sch. of Eng. and Design, Brunel Univ., Uxbridge, UK and Computer Engineering Department, Faculty of Electrical and Electronic Eng., Univ. Tun Hussein Onn Malay ...;Electronics and Computer Engineering Department, School of Engineering and Design, Brunel University, Uxbridge, United Kingdom;Electronics and Computer Engineering Department, School of Engineering and Design, Brunel University, Uxbridge, United Kingdom
Venue:
WSEAS Transactions on Circuits and Systems
Year:
2008

Citing 18
Cited 1

Guest Editor's Introduction: Parallel Processing for Computer Vision and Image Understanding

Computer
Performance of image and video processing with general-purpose processors and media ISA extensions

ISCA '99 Proceedings of the 26th annual international symposium on Computer architecture
Multimedia Signal Processors: An Architectural Platform with Algorithmic Compilation

Journal of VLSI Signal Processing Systems - special issue on multimedia signal processing
A Software-Hardware Cosynthesis Approach to Digital System Simulation

IEEE Micro
Low-Power Multimedia RISC

IEEE Micro
MIMD-SIMD hybrid system: towards a new low cost parallel system

Parallel Computing
A compact DSP core with static floating-point unit & its microcode generation

Proceedings of the 14th ACM Great Lakes symposium on VLSI
A low-power graphics LSI integrating 29Mb embedded DRAM for mobile multimedia applications

Proceedings of the 2004 Asia and South Pacific Design Automation Conference
The TM3270 Media-Processor

Proceedings of the 38th annual IEEE/ACM International Symposium on Microarchitecture
A fast VLSI architecture for full-search variable block size motion estimation in MPEG-4 AVC/H.264

Proceedings of the 2005 Asia and South Pacific Design Automation Conference
Design and test of fixed-point multimedia co-processor for mobile applications

Proceedings of the conference on Design, automation and test in Europe: Designers' forum
Low-Power Partial Distortion Sorting Fast Motion Estimation Algorithms and VLSI Implementations

IEICE - Transactions on Information and Systems
Rapid VLIW processor customization for signal processing applications using combinational hardware functions

EURASIP Journal on Applied Signal Processing
Single-chip MPEG-2 422P@HL CODEC LSI with multichip configuration for large scale processing beyond HDTV level

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Hardware architecture design of video compression for multimedia communication systems

IEEE Communications Magazine
VLSI implementations of image and video multimedia processing systems

IEEE Transactions on Circuits and Systems for Video Technology
Algorithmic and architectural enhancements for real-time MPEG-1 decoding on a general purpose RISC workstation

IEEE Transactions on Circuits and Systems for Video Technology
Associative controlling of monolithic parallel processor architectures

IEEE Transactions on Circuits and Systems for Video Technology

Efficient architectures for 3D HWT using dynamic partial reconfiguration

Journal of Systems Architecture: the EUROMICRO Journal

Quantified Score

Hi-index	0.00

Visualization

Abstract

This paper discusses the programmable and dedicated approaches for real-time video processing applications. Various VLSI architecture including the design examples of both approaches are reviewed. Finally, discussions of several practical designs in real-time video processing applications are then considered in VLSI architectures to provide significant guidelines to VLSI designers for any further real-time video processing design works.