Power modeling of power gated FSM and its low power realization by simultaneous partitioning and state encoding using genetic algorithm

  • Authors:
  • Priyanka Choudhury;Sambhu Nath Pradhan

  • Affiliations:
  • Dept. of ECE, NIT Agartala, India;Dept. of ECE, NIT Agartala, India

  • Venue:
  • VDAT'12 Proceedings of the 16th international conference on Progress in VLSI Design and Test
  • Year:
  • 2012

Quantified Score

Hi-index 0.00

Visualization

Abstract

Partitioning is an effective method for synthesis of low power finite state machines (FSM). To make the partitioning more effective power gating can be applied to turn OFF the inactive sub-machine. During transition from the states of one sub-machine to the states of other sub-machine, the supply voltage is required to be turned OFF for one sub-machine and turned ON for other sub-machine. This adjustment of supply voltage needs some amount of time. Hence, it effects the partitioning of FSMs for its power gated implementation as both the sub-machines are ON during this time. In this paper we have considered this issue by developing a new probabilistic power model of the power-gated design of FSM. As effective partitioning and encoding of FSM decides the power consumption of final power gating implementation, in this paper Genetic Algorithm (GA) has been used to solve this integrated problem of both bi-partitioning and encoding. Experimental results obtained show the effectiveness of the approach in terms of total dynamic power consumption, compared to the technique reported in the literature.