3DHLS: incorporating high-level synthesis in physical planning of three-dimensional (3D) ICs

Authors:
Yibo Chen;Guangyu Sun;Qiaosha Zou;Yuan Xie
Affiliations:
Synopsys Inc., Mountain View, CA;Peking University, Beijing, China;Pennsylvania State University, University Park, PA;Pennsylvania State University, University Park, PA
Venue:
DATE '12 Proceedings of the Conference on Design, Automation and Test in Europe
Year:
2012

Citing 14
Cited 0

Behavior-to-placed RTL synthesis with performance-driven placement

Proceedings of the 2001 IEEE/ACM international conference on Computer-aided design
Binding, Allocation and Floorplanning in Low Power High-Level Synthesis

Proceedings of the 2003 IEEE/ACM international conference on Computer-aided design
Statistical Timing Analysis for Intra-Die Process Variations with Spatial Correlations

Proceedings of the 2003 IEEE/ACM international conference on Computer-aided design
Simultaneous Scheduling, Binding and Layer Assignment for Synthesis of Vertically Integrated 3D Systems

ICCD '04 Proceedings of the IEEE International Conference on Computer Design
Incremental exploration of the combined physical and behavioral design space

Proceedings of the 42nd annual Design Automation Conference
Demystifying 3D ICs: The Pros and Cons of Going Vertical

IEEE Design & Test
Interconnect and Thermal-aware Floorplanning for 3D Microprocessors

ISQED '06 Proceedings of the 7th International Symposium on Quality Electronic Design
Design space exploration for 3D architectures

ACM Journal on Emerging Technologies in Computing Systems (JETC)
A 3D-Layout Aware Binding Algorithm for High-Level Synthesis of Three-Dimensional Integrated Circuits

ISQED '07 Proceedings of the 8th International Symposium on Quality Electronic Design
Timing variation-aware high-level synthesis

Proceedings of the 2007 IEEE/ACM international conference on Computer-aided design
Variability-driven module selection with joint design time optimization and post-silicon tuning

Proceedings of the 2008 Asia and South Pacific Design Automation Conference
FastYield: variation-aware, layout-driven simultaneous binding and module selection for performance yield optimization

Proceedings of the 2009 Asia and South Pacific Design Automation Conference
Parametric yield driven resource binding in behavioral synthesis with multi-Vth/Vdd library

Proceedings of the 2010 Asia and South Pacific Design Automation Conference
Hotspot: acompact thermal modeling methodology for early-stage VLSI design

IEEE Transactions on Very Large Scale Integration (VLSI) Systems

Quantified Score

Hi-index	0.00

Visualization

Abstract

Three-dimensional (3D) circuit integration is a promising technology to alleviate performance and power related issues raised by interconnects in nanometer CMOS. Physical planning of three-dimensional integrated circuits is substantially different from that of traditional planar integrated circuits, due to the presence of multiple layers of dies. To realize the full potential offered by three-dimensional integration, it is necessary to take physical information into consideration at higher-levels of the design abstraction for 3D ICs. This paper proposes an incremental system-level synthesis framework that tightly integrates behavioral synthesis of modules into the layer assignment and floorplanning stage of 3D IC design. Behavioral synthesis is implemented as a sub-routine to be called to adjust delay/power/variability/area of circuit modules during the physical planning process. Experimental results show that with the proposed synthesis-during-planning methodology, the overall timing yield is improved by 8%, and the chip peak temperature reduced by 6.6 °C, compared to the conventional planning-after-synthesis approach.