Machine vision
Handbook of medical imaging
Digital Image Processing (3rd Edition)
Digital Image Processing (3rd Edition)
An efficient multiplier-less architecture for 2-D convolution with quadrant symmetric kernels
Integration, the VLSI Journal
Practical fpga programming in c
Practical fpga programming in c
Synthesis and Optimization of 2D Filter Designs for Heterogeneous FPGAs
ACM Transactions on Reconfigurable Technology and Systems (TRETS)
Adaptive and optimal difference operators in image processing
Pattern Recognition
Feature Extraction & Image Processing, Second Edition
Feature Extraction & Image Processing, Second Edition
A Massively Parallel Coprocessor for Convolutional Neural Networks
ASAP '09 Proceedings of the 2009 20th IEEE International Conference on Application-specific Systems, Architectures and Processors
High-Level Synthesis: Past, Present, and Future
IEEE Design & Test
Performance Analysis Framework for High-Level Language Applications in Reconfigurable Computing
ACM Transactions on Reconfigurable Technology and Systems (TRETS)
Performance Comparison of Graphics Processors to Reconfigurable Logic: A Case Study
IEEE Transactions on Computers
Compiling for reconfigurable computing: A survey
ACM Computing Surveys (CSUR)
Impulse C vs. VHDL for Accelerating Tomographic Reconstruction
FCCM '10 Proceedings of the 2010 18th IEEE Annual International Symposium on Field-Programmable Custom Computing Machines
Run-time self-reconfigurable 2D convolver for adaptive image processing
Microelectronics Journal
Accelerating 2D FFT with Non-Power-of-Two Problem Size on FPGA
RECONFIG '10 Proceedings of the 2010 International Conference on Reconfigurable Computing and FPGAs
Reconfigurable Computing: Accelerating Computation with Field-Programmable Gate Arrays
Reconfigurable Computing: Accelerating Computation with Field-Programmable Gate Arrays
HLS tools for FPGA: faster development with better performance
ARC'11 Proceedings of the 7th international conference on Reconfigurable computing: architectures, tools and applications
Real-time medical video processing, enabled by hardware accelerated correlations
Journal of Real-Time Image Processing
An Efficient Hardware Design of the Flexible 2-D System for Space/Spatial-Frequency Signal Analysis
IEEE Transactions on Signal Processing
High-level synthesis: productivity, performance, and software constraints
Journal of Electrical and Computer Engineering - Special issue on ESL Design Methodology
High-Level Synthesis for FPGAs: From Prototyping to Deployment
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
FPGA-based architecture for the real-time computation of 2-D convolution with large kernel size
Journal of Systems Architecture: the EUROMICRO Journal
| Hi-index | 0.00 |
Bidimensional convolution is a low-level processing algorithm which is of great interest in many areas, but its high computational cost limits the size of the kernels, especially in real-time embedded systems. This work describes the process of designing 2-D filters with large kernels (up to 50 脳 50 coefficients) using the Impulse CoDeveloperTM high-level synthesis (HLS) tool. The purpose of this paper is twofold: first, to provide a practical guide for designers willing to make the most of an HLS tool like Impulse CoDeveloper, and second, to compare the results, in terms of area utilization, minimum clock period and power consumption, with implementations developed using lower-level design tools. The results show that RTL-based implementations can achieve higher throughputs (up to 44 % faster) than CoDeveloper-based ones. Nevertheless, CoDeveloper can also meet the high-performance requirements of the most demanding real-time applications, but with less effort and shorter design cycles.