A method of redundant clocking detection and power reduction at RT level design

  • Authors:
  • Mitsuhisa Ohnishi;Akihisa Yamada;Hiroaki Noda;Takashi Kambe

  • Affiliations:
  • Precision Technology Development Center, Sharp Corporation, 2613-1, Ichinomoto, Tenri, Nara 632, Japan;Precision Technology Development Center, Sharp Corporation, 2613-1, Ichinomoto, Tenri, Nara 632, Japan;Precision Technology Development Center, Sharp Corporation, 2613-1, Ichinomoto, Tenri, Nara 632, Japan;Precision Technology Development Center, Sharp Corporation, 2613-1, Ichinomoto, Tenri, Nara 632, Japan

  • Venue:
  • ISLPED '97 Proceedings of the 1997 international symposium on Low power electronics and design
  • Year:
  • 1997

Quantified Score

Hi-index 0.01

Visualization

Abstract