The design and analysis of VLSI circuits
The design and analysis of VLSI circuits
Components quality/reliability handbook
Components quality/reliability handbook
Architectural power analysis: the dual bit type method
IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Early power exploration—a World Wide Web application
DAC '96 Proceedings of the 33rd annual Design Automation Conference
Profile-Driven Behavioral Synthesis for Low-Power VLSI Systems
IEEE Design & Test
An Integrated CAD Environment for Low-Power Design
IEEE Design & Test
Optimizing power using transformations
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
Power calculation and modeling in deep submicron
ISLPED '98 Proceedings of the 1998 international symposium on Low power electronics and design
ASP-DAC '00 Proceedings of the 2000 Asia and South Pacific Design Automation Conference
Low Power Synthesis Methodology with Data Format Optimization Applied on a DWT
Journal of VLSI Signal Processing Systems
High-level macro-modeling and estimation techniques for switching activity and power consumption
IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Experiences of low power design implementation and verification
Proceedings of the 2008 Asia and South Pacific Design Automation Conference
Efficient algorithms for multilevel power estimation of VLSI circuits
IEEE Transactions on Very Large Scale Integration (VLSI) Systems
| Hi-index | 0.00 |
Designing for low power has becomeincreasingly important in a wide variety ofapplications, including wireless telephony, mobilecomputing, high performance computing, and highspeed networking. Despite reductions in powersupply voltages, power consumption continues to riseand demands increased support from EDA tools andmethodologies. Various tools have emerged toaddress different levels of the power problem, yetconventional methodologies often focus on the lowleverage aspects. This paper will survey existingcommercial tools used in low power design andpresent them in the context of an architecture focusedlow power design methodology.