Virtual chip: making functional models work on real target systems

Authors:
Namseung Kim;Hoon Choi;Seungjong Lee;Seungwang Lee;In-Cheolo Park;Chong-Min Kyung
Affiliations:
Department of Electrical Engineering, KAIST, Taejon, 305-701, Korea;Department of Electrical Engineering, KAIST, Taejon, 305-701, Korea;Department of Electrical Engineering, KAIST, Taejon, 305-701, Korea;-;Department of Electrical Engineering, KAIST, Taejon, 305-701, Korea;Department of Electrical Engineering, KAIST, Taejon, 305-701, Korea
Venue:
DAC '98 Proceedings of the 35th annual Design Automation Conference
Year:
1998

Citing 7
Cited 8

System design methodology of ultraSPARC-I

DAC '95 Proceedings of the 32nd annual ACM/IEEE Design Automation Conference
Innovative verification strategy reduces design cycle time for high-end SPARC processor

DAC '96 Proceedings of the 33rd annual Design Automation Conference
Hardware emulation for functional verification of K5

DAC '96 Proceedings of the 33rd annual Design Automation Conference
Functional verification methodology for the PowerPC 604 microprocessor

DAC '96 Proceedings of the 33rd annual Design Automation Conference
I'm done simulating; now what? Verification coverage analysis and correctness checking of the DEC chip 21164 Alpha microprocessor

DAC '96 Proceedings of the 33rd annual Design Automation Conference
Functional verification methodology of Chameleon processor

DAC '96 Proceedings of the 33rd annual Design Automation Conference
A C-based RTL design verification methodology for complex microprocessor

DAC '97 Proceedings of the 34th annual Design Automation Conference

A transaction-based unified simulation/emulation architecture for functional verification

Proceedings of the 38th annual Design Automation Conference
Interface synthesis between software chip model and target board

Journal of Systems Architecture: the EUROMICRO Journal
Synthesis and Optimization of Interface Hardware between IP's Operating at Different Clock Frequencies

ICCD '00 Proceedings of the 2000 IEEE International Conference on Computer Design: VLSI in Computers & Processors
Communication-efficient hardware acceleration for fast functional simulation

Proceedings of the 41st annual Design Automation Conference
A fast hardware/software co-verification method for system-on-a-chip by using a C/C++ simulator and FPGA emulator with shared register communication

Proceedings of the 41st annual Design Automation Conference
SmartGlue: an interface controller with auto reconfiguration for field programmable computing machine

Proceedings of the 2004 Asia and South Pacific Design Automation Conference
FEMU: a firmware-based emulation framework for SoC verification

CODES/ISSS '10 Proceedings of the eighth IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis
A transaction-based unified architecture for simulation and emulation

IEEE Transactions on Very Large Scale Integration (VLSI) Systems

Quantified Score

Hi-index	0.00

Visualization

Abstract

As design complexity increases, functional verification becomes a crucial issue to ensure design correctness at an early design stage. Traditional methods for verifying functional designs are based on the HDL simulation, which is becoming the bottleneck of the design cycle because of the increasing design complexity. The accurate verification ability at the architectural level through a large set of the test programs and real world applications is a foundation for the next design step. In this paper, we describe how to verify a functional model on a real target system. The proposed methodology called virtual chip makes it possible not only to check the functional correctness on real systems, but also to explore design space by measuring the performance effectiveness of various architecture parameters under real applications. Experimental results show that functional models can be verified on real systems using complicated application programs. The proposed functional verification method is faster than HDL simulation and even comparable to emulation.