Performance-driven multi-FPGA partitioning using functional clustering and replication

Authors:
Wen-Jong Fang;Allen C.-H. Wu
Affiliations:
Department of Computer Science, Tsing Hua University, Hsinchu, Taiwan, 300, Republic of China;Department of Computer Science, Tsing Hua University, Hsinchu, Taiwan, 300, Republic of China
Venue:
DAC '98 Proceedings of the 35th annual Design Automation Conference
Year:
1998

Citing 9
Cited 4

An efficient method of partitioning circuits for multiple-FPGA implementation.

DAC '93 Proceedings of the 30th international Design Automation Conference
Multi-way netlist partitioning into heterogeneous FPGAs and minimization of total device cost and interconnect

DAC '94 Proceedings of the 31st annual Design Automation Conference
Circuit partitioning for huge logic emulation systems

DAC '94 Proceedings of the 31st annual Design Automation Conference
Multi-way system partitioning into a single type or multiple types of FPGAs

FPGA '95 Proceedings of the 1995 ACM third international symposium on Field-programmable gate arrays
Multi-way partitioning for minimum delay for look-up table based FPGAs

DAC '95 Proceedings of the 32nd annual ACM/IEEE Design Automation Conference
A timing driven N-way chip and multi-chip partitioner

ICCAD '93 Proceedings of the 1993 IEEE/ACM international conference on Computer-aided design
Performance-driven partitioning using retiming and replication

ICCAD '93 Proceedings of the 1993 IEEE/ACM international conference on Computer-aided design
Multi-way FPGA partitioning by fully exploiting design hierarchy

DAC '97 Proceedings of the 34th annual Design Automation Conference
Min-cut replication in partitioned networks

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

The management of applications for reconfigurable computing using an operating system

CRPIT '02 Proceedings of the seventh Asia-Pacific conference on Computer systems architecture
On-demand design service innovations

IBM Journal of Research and Development
Eliminating wire crossings for molecular quantum-dot cellular automata implementation

ICCAD '05 Proceedings of the 2005 IEEE/ACM International conference on Computer-aided design
ATOMi: an algorithm for circuit partitioning into multiple FPGAs using time-multiplexed, off-chip, multicasting interconnection architecture

IEEE Transactions on Very Large Scale Integration (VLSI) Systems

Quantified Score

Hi-index	0.00

Visualization

Abstract

This paper presents a new performance-driven partitioning method for multi-FPGA designs. The proposed method consists of three steps: (1) functional-cluster formation, (2) slack computation, and (3) set-covering-based partitioning with functional replication. The proposed method performs multi-FPGA partitioning by taking into account path delays and design structural information. We introduce a functional replication technique which performs circuit replications at the functional-cluster level instead of the cell level for delay and interconnect minimization. Experimental results on a number of benchmarks and industrial designs demonstrate that the proposed method achieves high-performance and high-density multi-FPGA partitions.