Integrating floorplanning in data-transfer based high-level synthesis

Authors:
Shantanu Tarafdar;Miriam Leeser;Zixin Yin
Affiliations:
Synopsys Inc., 700 East Middlefield Rd., Mountain View, CA;Dept. of Electrical and Computer Engineering, Northeastern University, Boston, MA;Dept. of Electrical and Computer Engineering, Northeastern University, Boston, MA
Venue:
Proceedings of the 1998 IEEE/ACM international conference on Computer-aided design
Year:
1998

3D scheduling: high-level synthesis with floorplanning

DAC '91 Proceedings of the 28th ACM/IEEE Design Automation Conference
The DT-model: high-level synthesis using data transfers

DAC '98 Proceedings of the 35th annual Design Automation Conference

Unifying behavioral synthesis and physical design

Proceedings of the 37th Annual Design Automation Conference
High-level synthesis under multi-cycle interconnect delay

Proceedings of the 2001 Asia and South Pacific Design Automation Conference
Behavior-to-placed RTL synthesis with performance-driven placement

Proceedings of the 2001 IEEE/ACM international conference on Computer-aided design
Layout-driven resource sharing in high-level synthesis

Proceedings of the 2002 IEEE/ACM international conference on Computer-aided design
Resource Sharing Combined with Layout Effects in High-Level Synthesis

Journal of VLSI Signal Processing Systems
Interconnect and communication synthesis for distributed register-file microarchitecture

Proceedings of the 44th annual Design Automation Conference
Towards layout-friendly high-level synthesis

Proceedings of the 2012 ACM international symposium on International Symposium on Physical Design

Hi-index	0.02