Symbolic model checking of process networks using interval diagram techniques

  • Authors:
  • Karsten Strehl;Lothar Thiele

  • Affiliations:
  • Computer Engineering and Networks Lab (TIK), Swiss Federal Institute of Technology (ETH), Gloriastrasse 35, 8092 Zurich, Switzerland;Computer Engineering and Networks Lab (TIK), Swiss Federal Institute of Technology (ETH), Gloriastrasse 35, 8092 Zurich, Switzerland

  • Venue:
  • Proceedings of the 1998 IEEE/ACM international conference on Computer-aided design
  • Year:
  • 1998

Quantified Score

Hi-index 0.00

Visualization

Abstract