Timing driven maze routing

Authors:
Sung-Woo Hur;Ashok Jagannathan;John Lillis
Affiliations:
Dept. of Electrical Engineering and Computer Science (MC 154), University of Illinois at Chicago, 851 S. Morgan St. (M/C 154), Chicogo, Il;Dept. of Electrical Engineering and Computer Science (MC 154), University of Illinois at Chicago, 851 S. Morgan St. (M/C 154), Chicogo, Il;Dept. of Electrical Engineering and Computer Science (MC 154), University of Illinois at Chicago, 851 S. Morgan St. (M/C 154), Chicogo, Il
Venue:
ISPD '99 Proceedings of the 1999 international symposium on Physical design
Year:
1999

New performance driven routing techniques with explicit area/delay tradeoff and simultaneous wire sizing

DAC '96 Proceedings of the 33rd annual Design Automation Conference
Optimal wire-sizing formula under the Elmore delay model

DAC '96 Proceedings of the 33rd annual Design Automation Conference
Post global routing crosstalk risk estimation and reduction

Proceedings of the 1996 IEEE/ACM international conference on Computer-aided design
Delay bounded buffered tree construction for timing driven floorplanning

ICCAD '97 Proceedings of the 1997 IEEE/ACM international conference on Computer-aided design
Table-lookup methods for improved performance-driven routing

DAC '98 Proceedings of the 35th annual Design Automation Conference
Global routing with crosstalk constraints

DAC '98 Proceedings of the 35th annual Design Automation Conference
Timing and crosstalk driven area routing

DAC '98 Proceedings of the 35th annual Design Automation Conference
A Discipline of Programming

A Discipline of Programming

Concurrent Placement and Routing in the Design of Integrated Circuits

Automation and Remote Control
Crosstalk Reduction in Area Routing

DATE '03 Proceedings of the conference on Design, Automation and Test in Europe - Volume 1

Hi-index	0.00