Synthesis of low power CMOS VLSI circuits using dual supply voltages

Authors:
Vijay Sundararajan;Keshab K. Parhi
Affiliations:
Dept. of ECE, University of Minnesota, Minneapolis, MN;Dept. of ECE, University of Minnesota, Minneapolis, MN
Venue:
Proceedings of the 36th annual ACM/IEEE Design Automation Conference
Year:
1999

Variable voltage scheduling

ISLPED '95 Proceedings of the 1995 international symposium on Low power design
A low-power design method using multiple supply voltages

ISLPED '97 Proceedings of the 1997 international symposium on Low power electronics and design
Energy minimization using multiple supply voltages

IEEE Transactions on Very Large Scale Integration (VLSI) Systems - Special issue on low power electronics and design
Optimal Selection of Supply Voltages and Level Conversions During Data Path Scheduling Under Resource Constraints

ICCD '96 Proceedings of the 1996 International Conference on Computer Design, VLSI in Computers and Processors

Enhanced clustered voltage scaling for low power

Proceedings of the 12th ACM Great Lakes symposium on VLSI
On gate level power optimization using dual-supply voltages

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Minimum-power retiming for dual-supply CMOS circuits

Proceedings of the 8th ACM/IEEE international workshop on Timing issues in the specification and synthesis of digital systems
Power minimization in QoS sensitive systems

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Low-power design techniques for scaled technologies

Integration, the VLSI Journal - Special issue: Low-power design techniques
Low-power design techniques for scaled technologies

Integration, the VLSI Journal - Special issue: Low-power design techniques
Level-shifter free design of low power dual supply voltage CMOS circuits using dual threshold voltages

IEEE Transactions on Very Large Scale Integration (VLSI) Systems

Hi-index	0.00