A timing-driven soft-macro resynthesis method in interaction with chip floorplanning

Authors:
Hsiao-Pin Su;Allen C.-H. Wu;Youn-Long Lin
Affiliations:
Department of Computer Science, Tsing Hua University, Hsin-Chu, Taiwan, ROC and Taiwan Semiconductor Manufacturing Company, Ltd., Hsin-Chu, Taiwan, ROC;Department of Computer Science, Tsing Hua University, Hsin-Chu, Taiwan, ROC;Department of Computer Science, Tsing Hua University, Hsin-Chu, Taiwan, ROC
Venue:
Proceedings of the 36th annual ACM/IEEE Design Automation Conference
Year:
1999

Layout driven technology mapping

DAC '91 Proceedings of the 28th ACM/IEEE Design Automation Conference
Recent directions in netlist partitioning: a survey

Integration, the VLSI Journal
Timing driven placement in interaction with netlist transformations

Proceedings of the 1997 international symposium on Physical design
Minimizing interconnect energy through integrated low-power placement and combinational logic synthesis

Proceedings of the 1997 international symposium on Physical design
Performance-driven soft-macro clustering and placement by preserving HDL design hierarchy

ISPD '98 Proceedings of the 1998 international symposium on Physical design
Algorithms for VLSI Physical Design Automation

Algorithms for VLSI Physical Design Automation
Clustering and linear placement

DAC '72 Proceedings of the 9th Design Automation Workshop
A linear-time heuristic for improving network partitions

DAC '82 Proceedings of the 19th Design Automation Conference

Classical floorplanning harmful?

ISPD '00 Proceedings of the 2000 international symposium on Physical design
Fast Hierarchical Floorplanning with Congestion and Timing Control

ICCD '00 Proceedings of the 2000 IEEE International Conference on Computer Design: VLSI in Computers & Processors
Design flow and methodology for 50M gate ASIC

ASP-DAC '03 Proceedings of the 2003 Asia and South Pacific Design Automation Conference

Hi-index	0.00