Self-reforming routing for stochastic search in VLSI interconnection layout

Authors:
Yukiko Kubo;Yasuhiro Takashima;Shigetoshi Nakatake;Yoji Kajitani
Affiliations:
Department of Electrical and Electronic Eng., Tokyo Inst. of Technology, 2-12-1 Ookayama, Meguro-ku, Tokyo 152-8552, Japan;Information Science, Japan Advanced Inst. of Science and Technology, Tatsunokuchi, Nomi-gun, Ishikawa 932-1292, Japan;Faculty of International Environmental Eng., Promotion and Development Office, Kitakyushu University, Kokuraminami-ku, Kitakyushu-city, Fukuoka 802-8577, Japan;Department of Electrical and Electronic Eng., Tokyo Inst. of Technology, 2-12-1 Ookayama, Meguro-ku, Tokyo 152-8552, Japan
Venue:
ASP-DAC '00 Proceedings of the 2000 Asia and South Pacific Design Automation Conference
Year:
2000

An efficient zero-skew routing algorithm

DAC '94 Proceedings of the 31st annual Design Automation Conference
Rectilinear Steiner trees with minimum Elmore delay

DAC '94 Proceedings of the 31st annual Design Automation Conference
Layout based frequency dependent inductance and resistance extraction for on-chip interconnect timing analysis

DAC '98 Proceedings of the 35th annual Design Automation Conference
Table-lookup methods for improved performance-driven routing

DAC '98 Proceedings of the 35th annual Design Automation Conference
Minimum crosstalk channel routing

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
Crosstalk reduction for VLSI

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Obstacle-aware longest path using rectangular pattern detouring in routing grids

Proceedings of the 2010 Asia and South Pacific Design Automation Conference
Obstacle-aware length-matching bus routing

Proceedings of the 2011 international symposium on Physical design

Hi-index	0.00