Cell selection from technology libraries for minimizing power

Authors:
Yumin Zhang;Xiaobo Sharon Hu;Danny Z. Chen
Affiliations:
Synopsys, Inc., 700 East Middlefield Road, Mountain View, CA;Department of Computer Science and Engineering, University of Notre Dame, Notre Dame, IN;Department of Computer Science and Engineering, University of Notre Dame, Notre Dame, IN
Venue:
Proceedings of the 2001 Asia and South Pacific Design Automation Conference
Year:
2001

Citing 9
Cited 0

A symbolic method to reduce power consumption of circuits containing false paths

ICCAD '94 Proceedings of the 1994 IEEE/ACM international conference on Computer-aided design
Clustered voltage scaling technique for low-power design

ISLPED '95 Proceedings of the 1995 international symposium on Low power design
Digital integrated circuits: a design perspective

Digital integrated circuits: a design perspective
Simultaneous power supply, threshold voltage, and transistor size optimization for low-power operation of CMOS circuits

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Design and optimization of dual-threshold circuits for low-voltage low-power applications

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Power minimization of high-performance submicron CMOS circuits using a dual-Vdd dual-Vth (DVDV) approach

ISLPED '99 Proceedings of the 1999 international symposium on Low power electronics and design
Power reduction by simultaneous voltage scaling and gate sizing

ASP-DAC '00 Proceedings of the 2000 Asia and South Pacific Design Automation Conference
Low Power Gate Resizing of Combinational Circuits by Buffer-Redistribution

ARVLSI '99 Proceedings of the 20th Anniversary Conference on Advanced Research in VLSI
An Investigation of Power Delay Tradeoffs for Dual Vt CMOS Circuits

ICCD '99 Proceedings of the 1999 IEEE International Conference on Computer Design

Quantified Score

Hi-index	0.00

Visualization

Abstract

In this paper we present a new library-oriented cell selection approach to minimize power consumption of combinational circuits. Our unified Mixed Integer Linear-Programming (MILP) formulation selects library cells with different gate sizes, supply voltages and threshold voltages simultaneously during technology mapping. Experimental results on bench-marks mapped to an industrial library show that our technique achieves 19% more power saving in less CPU time comparing with other approaches.