A joint power/performance optimization algorithm for multiprocessor systems using a period graph construct

Authors:
Neal K. Bambha;Shuvra S. Bhattacharyya
Affiliations:
Department of Electrical and Computer Engineering, and Institute for Advanced Computer Studies, University of Maryland, College Park;Department of Electrical and Computer Engineering, and Institute for Advanced Computer Studies, University of Maryland, College Park
Venue:
ISSS '00 Proceedings of the 13th international symposium on System synthesis
Year:
2000

Citing 13
Cited 4

Multiprocessor scheduling to account for interprocessor communication

Multiprocessor scheduling to account for interprocessor communication
Power analysis of embedded software: a first step towards software power minimization

IEEE Transactions on Very Large Scale Integration (VLSI) Systems - Special issue on low-power design
Register allocation and binding for low power

DAC '95 Proceedings of the 32nd annual ACM/IEEE Design Automation Conference
Performance analysis of embedded software using implicit path enumeration

DAC '95 Proceedings of the 32nd annual ACM/IEEE Design Automation Conference
Simultaneous scheduling and binding for power minimization during microarchitecture synthesis

ISLPED '95 Proceedings of the 1995 international symposium on Low power design
Predictive system shutdown and other architectural techniques for energy efficient programmable computation

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
A predictive system shutdown method for energy saving of event-driven computation

ICCAD '97 Proceedings of the 1997 IEEE/ACM international conference on Computer-aided design
Embedded Multiprocessors: Scheduling and Synchronization

Embedded Multiprocessors: Scheduling and Synchronization
A Compile-Time Scheduling Heuristic for Interconnection-Constrained Heterogeneous Processor Architectures

IEEE Transactions on Parallel and Distributed Systems
Behavioral Synthesis for low Power

ICCS '94 Proceedings of the1994 IEEE International Conference on Computer Design: VLSI in Computer & Processors
Microarchitectural Synthesis of Performance-Constrained, Low-Power VLSI Designs

ICCS '94 Proceedings of the1994 IEEE International Conference on Computer Design: VLSI in Computer & Processors
Evolutionary computation: comments on the history and current state

IEEE Transactions on Evolutionary Computation
Optimizing power using transformations

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Hybrid global/local search strategies for dynamic voltage scaling in embedded multiprocessors

Proceedings of the ninth international symposium on Hardware/software codesign
Power-Aware Design Synthesis Techniques for Distributed Real-Time Systems

OM '01 Proceedings of the 2001 ACM SIGPLAN workshop on Optimization of middleware and distributed systems
Energy-efficient embedded software implementation on multiprocessor system-on-chip with multiple voltages

ACM Transactions on Embedded Computing Systems (TECS)
Overhead-aware energy optimization for real-time streaming applications on multiprocessor System-on-Chip

ACM Transactions on Design Automation of Electronic Systems (TODAES)

Quantified Score

Hi-index	0.00

Visualization

Abstract

A critical challenge in synthesis techniques for iterative applications is the efficient analysis of performance in the presence of communication resource contention. To address this challenge, we introduce the concept of the period graph. The period graph is constructed from the output of a simulation of the system, with idle states included in the graph, and its maximum cycle mean is used to estimate overall system throughput. As an example of the utility of the period graph, we demonstrate its use in a joint power/performance optimization solution that uses either a nested genetic algorithm, or a simulated annealing algorithm. We analyze the fidelity of this estimator, and quantify the speedup and optimization accuracy obtained compared to simulation.