Reconfigurable interconnect for next generation systems

Authors:
Ingrid Verbauwhede;M.-C. Frank Chang
Affiliations:
UCLA, Los Angeles CA;UCLA, Los Angeles CA
Venue:
SLIP '02 Proceedings of the 2002 international workshop on System-level interconnect prediction
Year:
2002

Citing 6
Cited 5

Low-energy embedded FPGA structures

ISLPED '98 Proceedings of the 1998 international symposium on Low power electronics and design
Reconfigurable computing: what, why, and implications for design automation

Proceedings of the 36th annual ACM/IEEE Design Automation Conference
Low power DSP's for wireless communications (embedded tutorial session)

ISLPED '00 Proceedings of the 2000 international symposium on Low power electronics and design
A quick safari through the reconfiguration jungle

Proceedings of the 38th annual Design Automation Conference
Micronetwork-based integration for SOCs: 673

Proceedings of the 38th annual Design Automation Conference
Route packets, not wires: on-chip inteconnection networks

Proceedings of the 38th annual Design Automation Conference

Domain-Specific Codesign for Embedded Security

Computer
Architectures and Design Techniques for Energy Efficient Embedded DSP and Multimedia Processing

Proceedings of the conference on Design, automation and test in Europe - Volume 2
The happy marriage of architecture and application in next-generation reconfigurable systems

Proceedings of the 1st conference on Computing frontiers
Design of an interconnect architecture and signaling technology for parallelism in communication

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
3D hardware canaries

CHES'12 Proceedings of the 14th international conference on Cryptographic Hardware and Embedded Systems

Quantified Score

Hi-index	0.00

Visualization

Abstract

This paper describes our vision on the architectures required to build next generation systems. Next generation systems will not be PC centric anymore, but they will be built based on distributed, networked, power constraint embedded systems on a chip (SOC) or systems on a multi chip module (SOM). These architectures will consist of large set of heterogeneous building blocks, many of them reconfigurable at different levels of abstraction. The paper will describe new forms of reconfigurable interconnect and it will include a description of the critical position of reconfigurable interconnect in these architectures. The challenge is not to provide general reconfigurability but to tune it to optimize the energy efficiency.