Statecharts: A visual formalism for complex systems
Science of Computer Programming
Low-energy embedded FPGA structures
ISLPED '98 Proceedings of the 1998 international symposium on Low power electronics and design
Reconfigurable computing: what, why, and implications for design automation
Proceedings of the 36th annual ACM/IEEE Design Automation Conference
A quick safari through the reconfiguration jungle
Proceedings of the 38th annual Design Automation Conference
Reconfigurable interconnect for next generation systems
SLIP '02 Proceedings of the 2002 international workshop on System-level interconnect prediction
Custom Memory Management Methodology: Exploration of Memory Organisation for Embedded Multimedia System Design
Flexible and Formal Modeling of Microprocessors with Application to Retargetable Simulation
DATE '03 Proceedings of the conference on Design, Automation and Test in Europe - Volume 1
Multidimensional synchronous dataflow
IEEE Transactions on Signal Processing
Analysis of multidimensional DSP specifications
IEEE Transactions on Signal Processing
A two-stage solution approach to multidimensional periodic scheduling
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
Reconfigurable system for high-speed and diversified AES using FPGA
Microprocessors & Microsystems
Parallel processing for block ciphers on a fault tolerant networked processor array
International Journal of High Performance Systems Architecture
Transactions on High-Performance Embedded Architectures and Compilers IV
| Hi-index | 0.00 |
New applications and standards are first conceived only for functional correctness and without concerns for the target architecture. The next challenge is to map them onto an architecture. Embedding such applications in a portable, low-energy context is the art of molding it onto an energy-efficient target architecture combined with an energy efficient execution. With a reconfigurable architecture, this task becomes a two-way process where the architecture adapts to the application and vice-versa. This leads to the idea of a marriage between architecture and application.These next generation reconfigurable systems consist of a heterogeneous collection of domain-specific processing units. Communication between processors occurs over a reconfigurable interconnect scheme. Global control is provided by one or more embedded micro-controllers, which operate at a low frequency since they don't run compute intensive functions. Because of the domain specific features, this architecture is low power, yet at the same time reconfigurable.In this paper, we will describe the RINGS (Reconfigurable interconnect for next generation systems) architecture and the associated design environment, GEZEL. We will describe how applications are mapped onto RINGS architectures and how they can be modeled and simulated in the GEZEL environment.