Simultaneous driver sizing and buffer insertion using a delay penalty estimation technique

Authors:
Charles Alpert;Chris Chu;Gopal Gandham;Miloš Hrkić;Jiang Hu;Chandramouli Kashyap;Stephen Quay
Affiliations:
IBM Corp., Austin, TX;Iowa State University, Ames, IA;IBM Corp., Hopewell Junction, NY;University of Illinois at Chicago, Chicago, IL;IBM Corp., Austin, TX;IBM Corp., Austin, TX;IBM Corp., Austin, TX
Venue:
Proceedings of the 2002 international symposium on Physical design
Year:
2002

Citing 10
Cited 3

Simultaneous driver and wire sizing for performance and power optimization

IEEE Transactions on Very Large Scale Integration (VLSI) Systems - Special issue on low-power design
Simultaneous buffer and wire sizing for performance and power optimization

ISLPED '96 Proceedings of the 1996 international symposium on Low power electronics and design
Buffer insertion for noise and delay optimization

DAC '98 Proceedings of the 35th annual Design Automation Conference
A simultaneous routing tree construction and fanout optimization algorithm

Proceedings of the 1998 IEEE/ACM international conference on Computer-aided design
Simultaneous routing and buffer insertion with restrictions on buffer locations

Proceedings of the 36th annual ACM/IEEE Design Automation Conference
MERLIN: semi-order-independent hierarchical buffered routing tree generation using local neighborhood search

Proceedings of the 36th annual ACM/IEEE Design Automation Conference
Buffer insertion with accurate gate and interconnect delay computation

Proceedings of the 36th annual ACM/IEEE Design Automation Conference
A hybrid dynamic/quadratic programming algorithm for interconnect tree optimization

ISPD '00 Proceedings of the 2000 international symposium on Physical design
Simultaneous Routing and Buffer Insertion for High Performance Interconnect

GLSVLSI '96 Proceedings of the 6th Great Lakes Symposium on VLSI
Interconnect synthesis without wire tapering

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Simultaneous Interconnect Delay and Crosstalk Noise Optimization through Gate Sizing Using Game Theory

IEEE Transactions on Computers
Circuit-wise buffer insertion and gate sizing algorithm with scalability

Proceedings of the 45th annual Design Automation Conference
Parallelizing post-placement timing optimization

IPDPS'06 Proceedings of the 20th international conference on Parallel and distributed processing

Quantified Score

Hi-index	0.00

Visualization

Abstract

To achieve timing closure in a placed design, buffer insertion and driver sizing are two of the most effective transforms that can be applied. Since the driver sizing solution and the buffer insertion solution affect each other, sub-optimal solutions may result if these techniques are applied sequentially instead of simultaneously. We show how to simply extend van Ginneken's buffer insertion algorithm to simultaneously incorporate driver sizing and introduce the idea of a delay penalty to encapsulate the effect of driver sizing on the previous stage. The delay penalty can be pre-computed efficiently via dynamic programming. Experimental results show that using driver sizing with a delay penalty function obtains designs with superior timing and area characteristics.