Sequencing run-time reconfigured hardware with software
Proceedings of the 1996 ACM fourth international symposium on Field-programmable gate arrays
Recent developments in high-level synthesis
ACM Transactions on Design Automation of Electronic Systems (TODAES)
Reconfigurable computing: what, why, and implications for design automation
Proceedings of the 36th annual ACM/IEEE Design Automation Conference
Dynamically reconfigurable architecture for image processor applications
Proceedings of the 36th annual ACM/IEEE Design Automation Conference
Hardware-software co-design of embedded reconfigurable architectures
Proceedings of the 37th Annual Design Automation Conference
MorphoSys: case study of a reconfigurable computing system targeting multimedia applications
Proceedings of the 37th Annual Design Automation Conference
Rothko: A Three-Dimensional FPGA
IEEE Design & Test
Applying an XC6200 to Real-Time Image Processing
IEEE Design & Test
Reconfigurable Processors for High-Performance, Embedded Digital Signal Processing
FPL '99 Proceedings of the 9th International Workshop on Field-Programmable Logic and Applications
Design methodologies for partially reconfigured systems
FCCM '95 Proceedings of the IEEE Symposium on FPGA's for Custom Computing Machines
A single chip video signal processing architecture for image processing, coding, and computer vision
IEEE Transactions on Circuits and Systems for Video Technology
Hi-index | 0.00 |
The authors present an architecture designed and implemented at the University of Sheffield as a part of a miniature 3D packaging project, TriMorph. This architecture is partially and dynamically re-configurable and the re-configuration technique, described in this paper, is based on the operation of the Unix operating system. This re-configuration technique is used to implement a continuous and high coverage self-test which can be transparent to the main application. The TriMorph architecture is a good testbench for a variety of ideas in the fields of video processing, dynamic testing or fault tolerant design. As an application, a standalone real-time video processing unit is presented.