Design of FPGAs with area I/O for field programmable MCM
FPGA '95 Proceedings of the 1995 ACM third international symposium on Field-programmable gate arrays
Placement and routing tools for the Triptych FPGA
IEEE Transactions on Very Large Scale Integration (VLSI) Systems
The triptych FPGA architecture
IEEE Transactions on Very Large Scale Integration (VLSI) Systems
An Optoelectronic 3-D Field Programmable Gate Array
FPL '94 Proceedings of the 4th International Workshop on Field-Programmable Logic and Applications: Field-Programmable Logic, Architectures, Synthesis and Applications
Architectural Design of a Three Dimensional FPGA
ARVLSI '97 Proceedings of the 17th Conference on Advanced Research in VLSI (ARVLSI '97)
IEEE Transactions on Computers
Wiring requirement and three-dimensional integration of field-programmable gate arrays
Proceedings of the 2001 international workshop on System-level interconnect prediction
Continuous and high coverage self-testing of dynamically re-configurable systems
Parallel Computing - Parallel computing in image and video processing
Exploiting Reconfigurability for Effective Detection of Delay Faults in LUT-Based FPFAs
FPL '00 Proceedings of the The Roadmap to Reconfigurable Computing, 10th International Workshop on Field-Programmable Logic and Applications
Wiring requirement and three-dimensional integration technology for field programmable gate arrays
IEEE Transactions on Very Large Scale Integration (VLSI) Systems - Special section on system-level interconnect prediction (SLIP)
Gravity: Fast placement for 3-D VLSI
ACM Transactions on Design Automation of Electronic Systems (TODAES)
Journal of Systems Architecture: the EUROMICRO Journal - Special issue: Reconfigurable systems
Proceedings of the 2006 international workshop on System-level interconnect prediction
Designing a 3-D FPGA: switch box architecture and thermal issues
IEEE Transactions on Very Large Scale Integration (VLSI) Systems
DRAM-based FPGA enabled by three-dimensional (3d) memory stacking (abstract only)
Proceedings of the 18th annual ACM/SIGDA international symposium on Field programmable gate arrays
Low-power 3D nano/CMOS hybrid dynamically reconfigurable architecture
ACM Journal on Emerging Technologies in Computing Systems (JETC)
Three-dimensional Integrated Circuits: Design, EDA, and Architecture
Foundations and Trends in Electronic Design Automation
| Hi-index | 0.00 |
Rothko is a novel 3-dimensional field programmable gate array architecture that is based on the three dimensional VLSI technology developed at Northeastern University. This technology uses transferred circuits and allows for the placement of metal interconnections between layers of active devices. These metal interconnections can be placed anywhere on the chip. Our FPGA architecture, called Rothko, extends the Routing and Logic Block (RLB) model developed for the Triptych architecture to three dimensions. Triptych makes use of a model, similar to a sea-of-gates model, where individual cells can be used for routing, logic, or both. We extend this to three dimensions by adding connections to each RLB from above and below. This makes our architecture truly 3-D with each logic block having connections to logic blocks on other layers. In this paper we present the architecture of a two layer RLB, discuss the 3-D technology we use, and discuss CAD tools for mapping designs onto Rothko.