Parametric built-in self-test of VLSI systems
DATE '99 Proceedings of the conference on Design, automation and test in Europe
Testing and Characterization of SDRAMs
IEEE Design & Test
An Empirical Study on the Effects of Test Type Ordering on
ITC '00 Proceedings of the 2000 IEEE International Test Conference
Debug Methodology for the McKinley Processor
ITC '01 Proceedings of the 2001 IEEE International Test Conference
ITC '99 Proceedings of the 1999 IEEE International Test Conference
Understanding Yield Losses in Logic Circuits
IEEE Design & Test
Optimizing Stresses for Testing DRAM Cell Defects Using Electrical Simulation
DATE '03 Proceedings of the conference on Design, Automation and Test in Europe - Volume 1
On test conditions for the detection of open defects
Proceedings of the conference on Design, automation and test in Europe: Proceedings
The good, the bad, and the ugly of silicon debug
Proceedings of the 43rd annual Design Automation Conference
Automating post-silicon debugging and repair
Proceedings of the 2007 IEEE/ACM international conference on Computer-aided design
A simple diagnostic method for memory testing
ICECS'03 Proceedings of the 2nd WSEAS International Conference on Electronics, Control and Signal Processing
S/390 G5 CMOS microprocessor diagnostics
IBM Journal of Research and Development
Measuring and improving the robustness of automotive smart power microelectronics
DATE '12 Proceedings of the Conference on Design, Automation and Test in Europe
| Hi-index | 0.00 |
The drive to build better, less expensive products is nearly universal, and it is certainly true in the semiconductor industry. IC vendors fabricated early MOS integrated circuits with PMOS technologies as an alternative to compete with established bipolar circuits. Complex and expensive, bipolar circuits nonetheless exhibited superior performance and were less sensitive to external parameters, such as voltage and temperature. Although inexpensive because it uses relatively inexpensive processes, PMOS suffered unstable MOSFET threshold voltage and poor electron mobility, compared to the later CMOS processes.Modern test engineers have access to vastly improved ATE and displays, but the principles of Shmoo plotting are the same: to ensure the highest quality product that can be reliably manufactured on the given manufacturing process.